summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-tegra/headsmp.S
diff options
context:
space:
mode:
authorJoseph Lo <josephl@nvidia.com>2013-01-04 17:32:21 +0800
committerStephen Warren <swarren@nvidia.com>2013-01-28 10:21:51 -0700
commit8c627fa6583a4894189a47a0bf868f7848b51748 (patch)
treef969ca47529b0e4def47e6629bfb520646442db4 /arch/arm/mach-tegra/headsmp.S
parentb811943160cf3b040341c50d23440cf6d68ae079 (diff)
downloadop-kernel-dev-8c627fa6583a4894189a47a0bf868f7848b51748.zip
op-kernel-dev-8c627fa6583a4894189a47a0bf868f7848b51748.tar.gz
ARM: tegra: clean up the CPUINIT section
There are some redundant codes in the CPUINIT section that was caused by some codes not be organized well in "headsmp.S". Currently all the codes in "headsmp.S" were put into CPUINIT section. But actually it doesn't need to be loacted in CPUINIT section. There is no fuction access them in CPUINIT section and we will relocate them to IRAM. These codes also caused some unnecessary functions that access these codes been put into CPUINIT section too. This patch clean it up and put them into normal text section. Signed-off-by: Joseph Lo <josephl@nvidia.com> Signed-off-by: Stephen Warren <swarren@nvidia.com>
Diffstat (limited to 'arch/arm/mach-tegra/headsmp.S')
-rw-r--r--arch/arm/mach-tegra/headsmp.S2
1 files changed, 0 insertions, 2 deletions
diff --git a/arch/arm/mach-tegra/headsmp.S b/arch/arm/mach-tegra/headsmp.S
index 4a317fa..23f487d 100644
--- a/arch/arm/mach-tegra/headsmp.S
+++ b/arch/arm/mach-tegra/headsmp.S
@@ -16,8 +16,6 @@
#define RESET_DATA(x) ((TEGRA_RESET_##x)*4)
.section ".text.head", "ax"
- __CPUINIT
-
/*
* Tegra specific entry point for secondary CPUs.
* The secondary kernel init calls v7_flush_dcache_all before it enables
OpenPOWER on IntegriCloud