summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-sti/headsmp.S
diff options
context:
space:
mode:
authorPeter Griffin <peter.griffin@linaro.org>2015-06-09 15:33:00 +0200
committerMaxime Coquelin <maxime.coquelin@st.com>2015-07-22 11:14:18 +0200
commit94a8cfceaa7ee7e7187c5de074eb5138a6b77dcf (patch)
tree2c6127ed6971955b775d8e5dc32ae8ba48aa2ecc /arch/arm/mach-sti/headsmp.S
parentd770e558e21961ad6cfdf0ff7df0eb5d7d4f0754 (diff)
downloadop-kernel-dev-94a8cfceaa7ee7e7187c5de074eb5138a6b77dcf.zip
op-kernel-dev-94a8cfceaa7ee7e7187c5de074eb5138a6b77dcf.tar.gz
ARM: STi: Add code to release secondary cores from holding pen.
Most upstream devs boot STi platform via JTAG which abuses the boot process by setting the PC of secondary cores directly. As a consquence, booting STi platforms via u-boot results in only the primary core being brought up as the code to manage the holding pen is not upstream. This patch adds the necessary code to bring the secondary cores out of the holding pen. It uses the cpu-release-addr DT property to get the address of the holding pen from the bootloader. With this patch booting upstream kernels via u-boot works correctly: [ 0.045456] CPU: Testing write buffer coherency: ok [ 0.045597] CPU0: thread -1, cpu 0, socket 0, mpidr 80000000 [ 0.045734] Setting up static identity map for 0x40209000 - 0x40209098 [ 0.065047] CPU1: thread -1, cpu 1, socket 0, mpidr 80000001 [ 0.065081] Brought up 2 CPUs [ 0.065089] SMP: Total of 2 processors activated (5983.43 BogoMIPS). [ 0.065092] CPU: All CPU(s) started in SVC mode. Signed-off-by: Peter Griffin <peter.griffin@linaro.org> Acked-by: Maxime Coquelin <maxime.coquelin@st.com> Signed-off-by: Maxime Coquelin <maxime.coquelin@st.com>
Diffstat (limited to 'arch/arm/mach-sti/headsmp.S')
-rw-r--r--arch/arm/mach-sti/headsmp.S1
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/arm/mach-sti/headsmp.S b/arch/arm/mach-sti/headsmp.S
index 4c09bae..e0ad4517 100644
--- a/arch/arm/mach-sti/headsmp.S
+++ b/arch/arm/mach-sti/headsmp.S
@@ -37,6 +37,7 @@ pen: ldr r7, [r6]
* should now contain the SVC stack for this core
*/
b secondary_startup
+ENDPROC(sti_secondary_startup)
1: .long .
.long pen_release
OpenPOWER on IntegriCloud