summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-exynos4/include/mach/regs-pmu.h
diff options
context:
space:
mode:
authorMagnus Damm <damm@opensource.se>2011-09-25 23:20:49 +0200
committerRafael J. Wysocki <rjw@sisk.pl>2011-09-25 23:20:49 +0200
commitcf33835c5fc528cacd4f98bc38f246022dad340d (patch)
tree4142c54bfcc9e95468d8d3e872583d306d6484e7 /arch/arm/mach-exynos4/include/mach/regs-pmu.h
parent06b841666a5a47918d31472dd77837906f999a9a (diff)
downloadop-kernel-dev-cf33835c5fc528cacd4f98bc38f246022dad340d.zip
op-kernel-dev-cf33835c5fc528cacd4f98bc38f246022dad340d.tar.gz
ARM: mach-shmobile: sh7372 A3SM support
This patch adds sh7372 A3SM power domain support. The sh7372 A3SM hardware power domain contains the ARM Cortex-A8 CPU Core including L2 cache. This sleep mode can be seen as a one step deeper sleep mode from the already existing Core Standby mode. To wake up from A3SM sleep only a few wakeup sources are supported - so the regular INTC controller will not be able to help us unfortunately. The code in this patch will enter A3SM sleep via the regular Suspend-to-RAM interface in the case of only wakeups supported by A3SM are enabled. If unsupported wakeups are enabled then Core Standby will be used instead. Signed-off-by: Magnus Damm <damm@opensource.se> Signed-off-by: Rafael J. Wysocki <rjw@sisk.pl>
Diffstat (limited to 'arch/arm/mach-exynos4/include/mach/regs-pmu.h')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud