summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/sun8i-a23-a33.dtsi
diff options
context:
space:
mode:
authorChen-Yu Tsai <wens@csie.org>2015-10-15 00:32:21 +0800
committerMaxime Ripard <maxime.ripard@free-electrons.com>2015-10-16 08:44:04 +0200
commit6c067963f6e128bdca1e4db947f1a0e8ad2bd846 (patch)
tree397e860902672899a5b6bd1f860d4cca83109aee /arch/arm/boot/dts/sun8i-a23-a33.dtsi
parentd92ff4228c57cf781170562fda431163e9f72760 (diff)
downloadop-kernel-dev-6c067963f6e128bdca1e4db947f1a0e8ad2bd846.zip
op-kernel-dev-6c067963f6e128bdca1e4db947f1a0e8ad2bd846.tar.gz
ARM: dts: sun8i: Add NMI interrupt controller node
The NMI interrupt controller is in charge of the NMI pin exposed by the SoC to the PMIC. The PMIC signals interrupts through this. Signed-off-by: Chen-Yu Tsai <wens@csie.org> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Diffstat (limited to 'arch/arm/boot/dts/sun8i-a23-a33.dtsi')
-rw-r--r--arch/arm/boot/dts/sun8i-a23-a33.dtsi8
1 files changed, 8 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/sun8i-a23-a33.dtsi b/arch/arm/boot/dts/sun8i-a23-a33.dtsi
index 828aaf5..a1e3acd 100644
--- a/arch/arm/boot/dts/sun8i-a23-a33.dtsi
+++ b/arch/arm/boot/dts/sun8i-a23-a33.dtsi
@@ -579,6 +579,14 @@
<GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
};
+ nmi_intc: interrupt-controller@01f00c0c {
+ compatible = "allwinner,sun6i-a31-sc-nmi";
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ reg = <0x01f00c0c 0x38>;
+ interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
prcm@01f01400 {
compatible = "allwinner,sun8i-a23-prcm";
reg = <0x01f01400 0x200>;
OpenPOWER on IntegriCloud