diff options
author | Viresh Kumar <viresh.kumar@st.com> | 2012-04-16 23:57:51 +0530 |
---|---|---|
committer | Arnd Bergmann <arnd@arndb.de> | 2012-05-14 17:34:09 +0200 |
commit | 07658d9a659ba2e297cead3872ad4be8ec38b5b9 (patch) | |
tree | 32de364c267874a59cdf32fd1d325b1ba58fab9a /arch/arm/boot/dts/spear1340.dtsi | |
parent | 85ed41a76f7a3939b55872f39df841039321f033 (diff) | |
download | op-kernel-dev-07658d9a659ba2e297cead3872ad4be8ec38b5b9.zip op-kernel-dev-07658d9a659ba2e297cead3872ad4be8ec38b5b9.tar.gz |
SPEAr13xx: Add dts and dtsi files
This patch adds machines/boards dts{i} files for SPEAr1310 and SPEAr1340. Both
are based on ARM, Cortex A9 processor family.
Signed-off-by: Viresh Kumar <viresh.kumar@st.com>
Diffstat (limited to 'arch/arm/boot/dts/spear1340.dtsi')
-rw-r--r-- | arch/arm/boot/dts/spear1340.dtsi | 56 |
1 files changed, 56 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/spear1340.dtsi b/arch/arm/boot/dts/spear1340.dtsi new file mode 100644 index 0000000..a26fc47 --- /dev/null +++ b/arch/arm/boot/dts/spear1340.dtsi @@ -0,0 +1,56 @@ +/* + * DTS file for all SPEAr1340 SoCs + * + * Copyright 2012 Viresh Kumar <viresh.kumar@st.com> + * + * The code contained herein is licensed under the GNU General Public + * License. You may obtain a copy of the GNU General Public License + * Version 2 or later at the following locations: + * + * http://www.opensource.org/licenses/gpl-license.html + * http://www.gnu.org/copyleft/gpl.html + */ + +/include/ "spear13xx.dtsi" + +/ { + compatible = "st,spear1340"; + + ahb { + ahci@b1000000 { + compatible = "snps,spear-ahci"; + reg = <0xb1000000 0x10000>; + interrupts = <0 72 0x4>; + status = "disabled"; + }; + + spi1: spi@5d400000 { + compatible = "arm,pl022", "arm,primecell"; + reg = <0x5d400000 0x1000>; + interrupts = <0 99 0x4>; + status = "disabled"; + }; + + apb { + i2c1: i2c@b4000000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "snps,designware-i2c"; + reg = <0xb4000000 0x1000>; + interrupts = <0 104 0x4>; + status = "disabled"; + }; + + serial@b4100000 { + compatible = "arm,pl011", "arm,primecell"; + reg = <0xb4100000 0x1000>; + interrupts = <0 105 0x4>; + status = "disabled"; + }; + + thermal@e07008c4 { + st,thermal-flags = <0x2a00>; + }; + }; + }; +}; |