summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/omap5.dtsi
diff options
context:
space:
mode:
authorJoel Fernandes <joelf@ti.com>2014-04-22 14:40:39 -0500
committerTony Lindgren <tony@atomide.com>2014-04-25 09:48:20 -0700
commitda0159fdb57d6fab54ce3179659a1f9e5b593752 (patch)
tree1dee6050e4e7543e0373de5c143c310aedbd6e9f /arch/arm/boot/dts/omap5.dtsi
parent1ff3859e7ea134c09512498aa2251fd3a57d250d (diff)
downloadop-kernel-dev-da0159fdb57d6fab54ce3179659a1f9e5b593752.zip
op-kernel-dev-da0159fdb57d6fab54ce3179659a1f9e5b593752.tar.gz
ARM: OMAP5: Switch to THUMB mode if needed on secondary CPU
On my DRA7 system, when the kernel is built in Thumb-2 mode, the secondary CPU (Cortex A15) fails to come up causing SMP boot on second CPU to timeout. This seems to be because the CPU is in ARM mode once the ROM hands over control to the kernel. Switch to Thumb-2 mode if required once the kernel is control of secondary CPU. On OMAP4 on the other hand, it appears to be in Thumb-2 mode on entry so this is not required and SMP boot works as is. Also corrected a spurious '+' and updated copyright information. Cc: Santosh Shilimkar <santosh.shilimkar@ti.com> Cc: Russell King <linux@arm.linux.org.uk> Cc: Nishanth Menon <nm@ti.com> Tested-by: Nishanth Menon <nm@ti.com> Acked-by: Santosh Shilimkar <santosh.shilimkar@ti.com> Signed-off-by: Joel Fernandes <joelf@ti.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
Diffstat (limited to 'arch/arm/boot/dts/omap5.dtsi')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud