summaryrefslogtreecommitdiffstats
path: root/Documentation
diff options
context:
space:
mode:
authorSricharan R <r.sricharan@ti.com>2013-11-08 16:08:48 +0530
committerRob Herring <rob.herring@calxeda.com>2013-12-02 23:35:23 -0600
commitf1e8e3811486b858bcc7190477bc6e4ea8f3488c (patch)
treed2f066498ecfb277486c810e752ab133baa41c99 /Documentation
parentf04bda90392b729fea9b0420b2a87aa6f2abfcd9 (diff)
downloadop-kernel-dev-f1e8e3811486b858bcc7190477bc6e4ea8f3488c.zip
op-kernel-dev-f1e8e3811486b858bcc7190477bc6e4ea8f3488c.tar.gz
ARM: dts: doc: Document missing binding for omap5-mpu
The binding and support for omap5-mpu which has a cortex-a15 smp core, gic and integrated L2 cache has been existing for sometime. So Documenting the missing binding here. Cc: Benoit Cousson <bcousson@baylibre.com> Signed-off-by: Sricharan R <r.sricharan@ti.com> Signed-off-by: Rob Herring <rob.herring@calxeda.com>
Diffstat (limited to 'Documentation')
-rw-r--r--Documentation/devicetree/bindings/arm/omap/mpu.txt8
1 files changed, 8 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/arm/omap/mpu.txt b/Documentation/devicetree/bindings/arm/omap/mpu.txt
index 1a5a42c..83f405b 100644
--- a/Documentation/devicetree/bindings/arm/omap/mpu.txt
+++ b/Documentation/devicetree/bindings/arm/omap/mpu.txt
@@ -7,10 +7,18 @@ The MPU contain CPUs, GIC, L2 cache and a local PRCM.
Required properties:
- compatible : Should be "ti,omap3-mpu" for OMAP3
Should be "ti,omap4-mpu" for OMAP4
+ Should be "ti,omap5-mpu" for OMAP5
- ti,hwmods: "mpu"
Examples:
+- For an OMAP5 SMP system:
+
+mpu {
+ compatible = "ti,omap5-mpu";
+ ti,hwmods = "mpu"
+};
+
- For an OMAP4 SMP system:
mpu {
OpenPOWER on IntegriCloud