summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt
diff options
context:
space:
mode:
authorChen-Yu Tsai <wens@csie.org>2016-10-20 11:43:40 +0800
committerMaxime Ripard <maxime.ripard@free-electrons.com>2016-10-20 17:59:29 +0200
commit93a5ec14da24a8abbac5bcb953b45cc7a5d0198a (patch)
treec796f4309a8650a65279f1dbb236b10d60ccbdab /Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt
parent91ea2f29cba6a7fe035ea232e4f981211a9fce5d (diff)
downloadop-kernel-dev-93a5ec14da24a8abbac5bcb953b45cc7a5d0198a.zip
op-kernel-dev-93a5ec14da24a8abbac5bcb953b45cc7a5d0198a.tar.gz
drm/sun4i: Add compatible string for A31/A31s TCON (timing controller)
The A31 TCON has mux controls for how TCON outputs are routed to the HDMI and MIPI DSI blocks. Since the A31s does not have MIPI DSI, it only has a mux for the HDMI controller input. This patch only adds support for the compatible strings. Actual support for the mux controls should be added with HDMI and MIPI DSI support. Signed-off-by: Chen-Yu Tsai <wens@csie.org> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Diffstat (limited to 'Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt')
-rw-r--r--Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt4
1 files changed, 3 insertions, 1 deletions
diff --git a/Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt b/Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt
index 5368961..15fdca8 100644
--- a/Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt
+++ b/Documentation/devicetree/bindings/display/sunxi/sun4i-drm.txt
@@ -28,6 +28,8 @@ The TCON acts as a timing controller for RGB, LVDS and TV interfaces.
Required properties:
- compatible: value must be either:
* allwinner,sun5i-a13-tcon
+ * allwinner,sun6i-a31-tcon
+ * allwinner,sun6i-a31s-tcon
* allwinner,sun8i-a33-tcon
- reg: base address and size of memory-mapped region
- interrupts: interrupt associated to this IP
@@ -50,7 +52,7 @@ Required properties:
second the block connected to the TCON channel 1 (usually the TV
encoder)
-On the A13, there is one more clock required:
+On SoCs other than the A33, there is one more clock required:
- 'tcon-ch1': The clock driving the TCON channel 1
DRC
OpenPOWER on IntegriCloud