diff options
author | Rob Herring <rob.herring@calxeda.com> | 2012-03-13 18:19:19 -0500 |
---|---|---|
committer | Mike Turquette <mturquette@linaro.org> | 2012-07-11 17:58:47 -0700 |
commit | 8d4d9f52081cd45bde42b9452eba95f38feb7dae (patch) | |
tree | 81b614f5f842150c910737a9e1f5414de3b49b4b /Documentation/devicetree/bindings/clock/calxeda.txt | |
parent | 260b6aa03edd87a3a85c137e7b95305d9eb40485 (diff) | |
download | op-kernel-dev-8d4d9f52081cd45bde42b9452eba95f38feb7dae.zip op-kernel-dev-8d4d9f52081cd45bde42b9452eba95f38feb7dae.tar.gz |
clk: add highbank clock support
This adds real clock support to Calxeda Highbank SOC using the common
clock infrastructure.
Signed-off-by: Rob Herring <rob.herring@calxeda.com>
[mturquette@linaro.org: fixed up invalid writes to const struct member]
Signed-off-by: Mike Turquette <mturquette@linaro.org>
Diffstat (limited to 'Documentation/devicetree/bindings/clock/calxeda.txt')
-rw-r--r-- | Documentation/devicetree/bindings/clock/calxeda.txt | 17 |
1 files changed, 17 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/clock/calxeda.txt b/Documentation/devicetree/bindings/clock/calxeda.txt new file mode 100644 index 0000000..0a6ac1b --- /dev/null +++ b/Documentation/devicetree/bindings/clock/calxeda.txt @@ -0,0 +1,17 @@ +Device Tree Clock bindings for Calxeda highbank platform + +This binding uses the common clock binding[1]. + +[1] Documentation/devicetree/bindings/clock/clock-bindings.txt + +Required properties: +- compatible : shall be one of the following: + "calxeda,hb-pll-clock" - for a PLL clock + "calxeda,hb-a9periph-clock" - The A9 peripheral clock divided from the + A9 clock. + "calxeda,hb-a9bus-clock" - The A9 bus clock divided from the A9 clock. + "calxeda,hb-emmc-clock" - Divided clock for MMC/SD controller. +- reg : shall be the control register offset from SYSREGs base for the clock. +- clocks : shall be the input parent clock phandle for the clock. This is + either an oscillator or a pll output. +- #clock-cells : from common clock binding; shall be set to 0. |