summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorWill Deacon <will.deacon@arm.com>2013-09-03 18:56:46 +0100
committerWill Deacon <will.deacon@arm.com>2014-10-20 18:49:17 +0100
commit62e8abf7161b6a0dd32752cd7c60237988f8bff7 (patch)
tree577c6de55965426ecaede9ef600d1b045b723a67
parent88a681698008515103e9a5afad229e25510c1e43 (diff)
downloadop-kernel-dev-62e8abf7161b6a0dd32752cd7c60237988f8bff7.zip
op-kernel-dev-62e8abf7161b6a0dd32752cd7c60237988f8bff7.tar.gz
cris: io: implement dummy relaxed accessor macros for writes
write{b,w,l}_relaxed are implemented by some architectures in order to permit memory-mapped I/O accesses with weaker barrier semantics than the non-relaxed variants. This patch adds dummy macros for the write accessors to Cris, in the same vein as the dummy definitions for the relaxed read accessors. Cc: Mikael Starvik <starvik@axis.com> Acked-by: Jesper Nilsson <jesper.nilsson@axis.com> Signed-off-by: Will Deacon <will.deacon@arm.com>
-rw-r--r--arch/cris/include/asm/io.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/arch/cris/include/asm/io.h b/arch/cris/include/asm/io.h
index e59dba1..752a3f4 100644
--- a/arch/cris/include/asm/io.h
+++ b/arch/cris/include/asm/io.h
@@ -112,6 +112,9 @@ static inline void writel(unsigned int b, volatile void __iomem *addr)
else
*(volatile unsigned int __force *) addr = b;
}
+#define writeb_relaxed(b, addr) writeb(b, addr)
+#define writew_relaxed(b, addr) writew(b, addr)
+#define writel_relaxed(b, addr) writel(b, addr)
#define __raw_writeb writeb
#define __raw_writew writew
#define __raw_writel writel
OpenPOWER on IntegriCloud