diff options
| author | Eugeni Dodonov <eugeni.dodonov@intel.com> | 2012-04-13 17:08:38 -0300 |
|---|---|---|
| committer | Daniel Vetter <daniel.vetter@ffwll.ch> | 2012-04-17 11:50:49 +0200 |
| commit | ef4d084fae9d4719bc52f97e15e41e1602e3bc6e (patch) | |
| tree | c6cf0c06ac87d2ce59c4e2a688fea723b631eff8 | |
| parent | dc04a61a0503613e17bc1405538fec52e74d4b43 (diff) | |
| download | op-kernel-dev-ef4d084fae9d4719bc52f97e15e41e1602e3bc6e.zip op-kernel-dev-ef4d084fae9d4719bc52f97e15e41e1602e3bc6e.tar.gz | |
drm/i915: add WRPLL divider programming bits
Those are used to program the WRPLL dividers correctly for each gives
frequency.
Signed-off-by: Eugeni Dodonov <eugeni.dodonov@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
| -rw-r--r-- | drivers/gpu/drm/i915/i915_reg.h | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h index bc1a5c6..0668815 100644 --- a/drivers/gpu/drm/i915/i915_reg.h +++ b/drivers/gpu/drm/i915/i915_reg.h @@ -4191,6 +4191,10 @@ #define WRPLL_PLL_SELECT_SSC (0x01<<28) #define WRPLL_PLL_SELECT_NON_SCC (0x02<<28) #define WRPLL_PLL_SELECT_LCPLL_2700 (0x03<<28) +/* WRPLL divider programming */ +#define WRPLL_DIVIDER_REFERENCE(x) ((x)<<0) +#define WRPLL_DIVIDER_POST(x) ((x)<<8) +#define WRPLL_DIVIDER_FEEDBACK(x) ((x)<<16) /* Port clock selection */ #define PORT_CLK_SEL_A 0x46100 |
