summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorMaciej W. Rozycki <macro@linux-mips.org>2006-02-13 09:15:49 +0000
committerRalf Baechle <ralf@linux-mips.org>2006-02-14 19:13:25 +0000
commit9cf8ff96447f995d5ea18ec9f25dc8dae26501a2 (patch)
tree62e9c25e9e471da770500891e8357c85f9070bff
parent387a154d0db113690ce85185a003e39e7c87009e (diff)
downloadop-kernel-dev-9cf8ff96447f995d5ea18ec9f25dc8dae26501a2.zip
op-kernel-dev-9cf8ff96447f995d5ea18ec9f25dc8dae26501a2.tar.gz
[MIPS] Fix CPU type bitmasks for MIPS III, IV and V.
Signed-off-by: Maciej W. Rozycki <macro@linux-mips.org> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
-rw-r--r--include/asm-mips/cpu.h6
1 files changed, 3 insertions, 3 deletions
diff --git a/include/asm-mips/cpu.h b/include/asm-mips/cpu.h
index 934e063..818b9a9 100644
--- a/include/asm-mips/cpu.h
+++ b/include/asm-mips/cpu.h
@@ -204,9 +204,9 @@
*/
#define MIPS_CPU_ISA_I 0x00000001
#define MIPS_CPU_ISA_II 0x00000002
-#define MIPS_CPU_ISA_III 0x00000003
-#define MIPS_CPU_ISA_IV 0x00000004
-#define MIPS_CPU_ISA_V 0x00000005
+#define MIPS_CPU_ISA_III 0x00000004
+#define MIPS_CPU_ISA_IV 0x00000008
+#define MIPS_CPU_ISA_V 0x00000010
#define MIPS_CPU_ISA_M32R1 0x00000020
#define MIPS_CPU_ISA_M32R2 0x00000040
#define MIPS_CPU_ISA_M64R1 0x00000080
OpenPOWER on IntegriCloud