diff options
| author | Changhwan Youn <chaos.youn@samsung.com> | 2010-11-29 17:04:46 +0900 |
|---|---|---|
| committer | Kukjin Kim <kgene.kim@samsung.com> | 2010-12-08 18:11:37 +0900 |
| commit | 1f2d6c49f087c84ed54ad3e0801faeca3e2ccfdd (patch) | |
| tree | 3798b268d2d6bcd238483ee6a7e5cb91ae1a0b1a | |
| parent | b45756f65d90dca10cbe3e9ef04ecf96c01124a2 (diff) | |
| download | op-kernel-dev-1f2d6c49f087c84ed54ad3e0801faeca3e2ccfdd.zip op-kernel-dev-1f2d6c49f087c84ed54ad3e0801faeca3e2ccfdd.tar.gz | |
ARM: S5PV310: Limit the irqs which support cascade interrupt
The irqs from SPI(0) to SPI(39) and SPI(51), SPI(53) are connected to the
interrupt combiner. This patch limits the irqs which should be initialized
to support cascade interrupt.
Signed-off-by: Changhwan Youn <chaos.youn@samsung.com>
Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
| -rw-r--r-- | arch/arm/mach-s5pv310/cpu.c | 9 |
1 files changed, 9 insertions, 0 deletions
diff --git a/arch/arm/mach-s5pv310/cpu.c b/arch/arm/mach-s5pv310/cpu.c index 82ce4aa..3d0c1cb 100644 --- a/arch/arm/mach-s5pv310/cpu.c +++ b/arch/arm/mach-s5pv310/cpu.c @@ -127,6 +127,15 @@ void __init s5pv310_init_irq(void) gic_cpu_init(0, S5P_VA_GIC_CPU); for (irq = 0; irq < MAX_COMBINER_NR; irq++) { + + /* + * From SPI(0) to SPI(39) and SPI(51), SPI(53) are + * connected to the interrupt combiner. These irqs + * should be initialized to support cascade interrupt. + */ + if ((irq >= 40) && !(irq == 51) && !(irq == 53)) + continue; + combiner_init(irq, (void __iomem *)S5P_VA_COMBINER(irq), COMBINER_IRQ(irq, 0)); combiner_cascade_irq(irq, IRQ_SPI(irq)); |
