From 6a6ae23f3c7c80e66e8e900ed9820c7134997a36 Mon Sep 17 00:00:00 2001
From: aurel32 <aurel32@c046a42c-6fe2-441c-8c8c-71466251a162>
Date: Thu, 27 Nov 2008 19:30:47 +0000
Subject: target-ppc: convert SPE load/store to TCG

Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>

git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5804 c046a42c-6fe2-441c-8c8c-71466251a162
---
 target-ppc/cpu.h | 6 ------
 1 file changed, 6 deletions(-)

(limited to 'target-ppc/cpu.h')

diff --git a/target-ppc/cpu.h b/target-ppc/cpu.h
index 28b9dad..87d4312 100644
--- a/target-ppc/cpu.h
+++ b/target-ppc/cpu.h
@@ -536,12 +536,6 @@ struct CPUPPCState {
 #if (TARGET_LONG_BITS > HOST_LONG_BITS) || defined(HOST_I386)
     target_ulong t2;
 #endif
-#if !defined(TARGET_PPC64)
-    /* temporary fixed-point registers
-     * used to emulate 64 bits registers on 32 bits targets
-     */
-    uint64_t t0_64, t1_64, t2_64;
-#endif
 
     /* general purpose registers */
     target_ulong gpr[32];
-- 
cgit v1.1