summaryrefslogtreecommitdiffstats
path: root/tcg/tcg-op.h
Commit message (Collapse)AuthorAgeFilesLines
...
* TCG: add logical operations found on alpha and powerpc processorsaurel322008-10-211-0/+100
| | | | | | | | | | | | - andc_i32/i64 t0, t1, t2 - eqv_i32/i64 t0, t1, t2 - nand_i32/i64 t0, t1, t2 - nor_i32/i64 t0, t1, t2 - orc_i32/i64 t0, t1, t2 Signed-off-by: Aurelien Jarno <aurelien@aurel32.net> git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5501 c046a42c-6fe2-441c-8c8c-71466251a162
* Fix tcg_gen_concat32_i64 on 64-bit hosts.pbrook2008-09-231-1/+2
| | | | | | | Signed-off-by: Paul Brook <paul@codesourcery.com> git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5306 c046a42c-6fe2-441c-8c8c-71466251a162
* Add concat32_i64 and concat_tl_i64 opsblueswir12008-09-211-0/+14
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5282 c046a42c-6fe2-441c-8c8c-71466251a162
* Add concat_i32_i64 op.pbrook2008-09-211-0/+17
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5280 c046a42c-6fe2-441c-8c8c-71466251a162
* suppressed unused macro handlingbellard2008-05-251-6/+0
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4580 c046a42c-6fe2-441c-8c8c-71466251a162
* More TCGv type fixes.pbrook2008-05-241-2/+9
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4553 c046a42c-6fe2-441c-8c8c-71466251a162
* Fix ARM conditional branch bug.pbrook2008-05-241-0/+18
| | | | | | | Add tcg_gen_brcondi. git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4552 c046a42c-6fe2-441c-8c8c-71466251a162
* added tcg_temp_free() and improved the handling of constantsbellard2008-05-231-35/+129
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4544 c046a42c-6fe2-441c-8c8c-71466251a162
* added debug_insn_start debug instructionbellard2008-05-221-0/+12
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4531 c046a42c-6fe2-441c-8c8c-71466251a162
* small shift optsbellard2008-05-221-6/+30
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4525 c046a42c-6fe2-441c-8c8c-71466251a162
* Switch most MIPS logical and arithmetic instructions to TCG.ths2008-05-181-0/+4
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4496 c046a42c-6fe2-441c-8c8c-71466251a162
* added not pseudo op - more _tl macrosbellard2008-05-171-0/+23
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4468 c046a42c-6fe2-441c-8c8c-71466251a162
* Add TCG native negation op.pbrook2008-05-111-0/+20
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4426 c046a42c-6fe2-441c-8c8c-71466251a162
* Add zero extension (pseudo-)ops.pbrook2008-05-111-1/+46
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4424 c046a42c-6fe2-441c-8c8c-71466251a162
* Fix DEBUG_TCGV.pbrook2008-05-101-3/+3
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4415 c046a42c-6fe2-441c-8c8c-71466251a162
* Rename CONFIG_NO_DYNGEN_OP to CONFIG_DYNGEN_OP to avoid double negativesblueswir12008-05-101-1/+1
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4412 c046a42c-6fe2-441c-8c8c-71466251a162
* Add helpers and shorthands for mul and muli operations.ths2008-05-041-0/+19
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4319 c046a42c-6fe2-441c-8c8c-71466251a162
* Skip register moves when the target and the source are the sameblueswir12008-05-031-4/+8
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4312 c046a42c-6fe2-441c-8c8c-71466251a162
* ARM TCG conversion 9/16.pbrook2008-03-311-0/+12
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4146 c046a42c-6fe2-441c-8c8c-71466251a162
* ARM TCG conversion 7/16.pbrook2008-03-311-0/+19
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4144 c046a42c-6fe2-441c-8c8c-71466251a162
* Add TL variants of trunc and ext/extublueswir12008-03-221-0/+12
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4099 c046a42c-6fe2-441c-8c8c-71466251a162
* Prepare for op.c removal and zero legacy opsblueswir12008-03-211-0/+2
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4095 c046a42c-6fe2-441c-8c8c-71466251a162
* Make TCG br op availableblueswir12008-03-211-0/+5
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4093 c046a42c-6fe2-441c-8c8c-71466251a162
* Add discard_ptr and discard_tlblueswir12008-03-161-0/+4
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4072 c046a42c-6fe2-441c-8c8c-71466251a162
* Add tcg_const_tlblueswir12008-03-131-0/+2
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4053 c046a42c-6fe2-441c-8c8c-71466251a162
* 32-bit host sign extension fix (Juergen Lock).pbrook2008-03-041-2/+2
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4017 c046a42c-6fe2-441c-8c8c-71466251a162
* Add brcond_tlblueswir12008-03-021-0/+2
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4008 c046a42c-6fe2-441c-8c8c-71466251a162
* Fix mixed definesblueswir12008-02-251-2/+2
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3992 c046a42c-6fe2-441c-8c8c-71466251a162
* More helper types, rearrange generic definitionsblueswir12008-02-241-0/+109
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3988 c046a42c-6fe2-441c-8c8c-71466251a162
* Fix andi, optimize addi and subi zero casesblueswir12008-02-201-3/+13
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3985 c046a42c-6fe2-441c-8c8c-71466251a162
* fixed sign extensions - added explicit side effect op flag - added discard ↵bellard2008-02-041-5/+24
| | | | | | instruction git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3963 c046a42c-6fe2-441c-8c8c-71466251a162
* Add TCG variable opaque type.pbrook2008-02-031-296/+374
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3961 c046a42c-6fe2-441c-8c8c-71466251a162
* TCG code generatorbellard2008-02-011-0/+1175
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3943 c046a42c-6fe2-441c-8c8c-71466251a162
OpenPOWER on IntegriCloud