summaryrefslogtreecommitdiffstats
path: root/tcg/sparc/tcg-target.h
Commit message (Expand)AuthorAgeFilesLines
* tcg: Split rem requirement from div requirementRichard Henderson2013-07-091-0/+2
* tcg: Add signed multiword multiplication operationsRichard Henderson2013-02-231-0/+2
* tcg: Add 64-bit multiword arithmetic operationsRichard Henderson2013-02-231-0/+3
* tcg-sparc: Always implement 32-bit multiword opsRichard Henderson2013-02-231-4/+3
* tcg: Make 32-bit multiword operations optional for 64-bit hostsRichard Henderson2013-02-231-0/+4
* janitor: add guards to headersPaolo Bonzini2012-12-191-0/+3
* Merge branch 'linux-user-for-upstream' of git://git.linaro.org/people/rikuvoi...Aurelien Jarno2012-10-191-2/+0
|\
| * tcg: Remove TCG_TARGET_HAS_GUEST_BASE definePeter Maydell2012-10-121-2/+0
* | tcg-sparc: Use Z constraint for %g0Richard Henderson2012-10-131-2/+3
* | tcg-sparc: Implement movcond.Richard Henderson2012-10-131-2/+2
|/
* tcg-sparc: Clean up cruft stemming from attempts to use global registers.Richard Henderson2012-09-211-11/+7
* tcg-sparc: Change AREG0 in generated code to %i0.Richard Henderson2012-09-211-7/+1
* tcg-sparc: Support GUEST_BASE.Richard Henderson2012-09-211-0/+2
* tcg-sparc: Assume v9 cpu always, i.e. force v8plus in 32-bit mode.Richard Henderson2012-09-211-3/+4
* tcg: Introduce movcondRichard Henderson2012-09-211-0/+2
* Remove unused CONFIG_TCG_PASS_AREG0 and dead codeBlue Swirl2012-09-151-1/+0
* w64: Change data type of parameters for flush_icache_rangeStefan Weil2012-03-031-1/+2
* tcg: Standardize on TCGReg as the enum for hard registersRichard Henderson2011-11-141-2/+2
* tcg: Don't declare TCG_TARGET_REG_BITS in tcg-target.hStefan Weil2011-10-011-6/+0
* tcg: Always define all of the TCGOpcode enum members.Richard Henderson2011-08-211-33/+35
* tcg: Optionally sign-extend 32-bit arguments for 64-bit hosts.Richard Henderson2010-06-161-0/+4
* tcg: Allow target-specific implementation of NOR.Richard Henderson2010-03-261-0/+2
* tcg: Allow target-specific implementation of NAND.Richard Henderson2010-03-261-0/+2
* tcg: Allow target-specific implementation of EQV.Richard Henderson2010-03-261-0/+2
* remove remaining occurrences AREG[1-9] and TCG_AREG[1-9]Paolo Bonzini2010-03-261-7/+1
* tcg: Add comments for all optional instructions not implemented.Richard Henderson2010-02-201-6/+16
* tcg-sparc: Implement ORC.Richard Henderson2010-02-201-0/+2
* tcg-sparc: Implement ANDC.Richard Henderson2010-02-201-0/+2
* tcg-sparc: Implement not.Richard Henderson2010-02-201-0/+2
* tcg-sparc: Implement neg.Richard Henderson2010-02-201-2/+3
* tcg-sparc: Implement ext32[su]_i64Richard Henderson2010-01-121-0/+5
* tcg-sparc: Implement division properly.Richard Henderson2010-01-121-0/+3
* change HOST_SOLARIS to CONFIG_SOLARIS{_VERSION}Juan Quintela2009-07-271-1/+1
* Allocate space for static call args, increase stack frame size on Sparc64blueswir12009-04-041-3/+5
* tcg: rename bswap_i32/i64 functionsaurel322009-03-131-2/+2
* Prune unused TCG_AREGsblueswir12009-03-081-3/+0
* Fix stack alignment on Sparc32 hostblueswir12008-09-131-1/+2
* Sparc code generator updateblueswir12008-08-151-2/+2
* Try to avoid glibc global register mangling, againblueswir12008-07-261-10/+10
* Fix stack offsets and alignmentblueswir12008-05-241-7/+4
* Define stack offsetsblueswir12008-05-241-0/+5
* Fix compilation on Sparc host, implement ld and stblueswir12008-05-141-1/+2
* Add function prologue, fix pointer load on Sparc64 hostblueswir12008-03-081-0/+8
* Preliminary Sparc TCG targetblueswir12008-02-271-0/+110
OpenPOWER on IntegriCloud