summaryrefslogtreecommitdiffstats
path: root/target-xtensa/translate.c
Commit message (Expand)AuthorAgeFilesLines
* gen-icount.h: Rename gen_icount_start/end to gen_tb_start/endPeter Maydell2013-03-031-2/+2
* target-xtensa: Use add2/sub2 for macRichard Henderson2013-02-231-16/+13
* target-xtensa: Use mul*2 for mul*hiRichard Henderson2013-02-231-14/+6
* target-xtensa: fix search_pc for the last TB opcodeMax Filippov2012-12-221-1/+5
* softmmu: move include files to include/sysemu/Paolo Bonzini2012-12-191-1/+1
* misc: move include files to include/qemu/Paolo Bonzini2012-12-191-1/+1
* exec: move include files to include/exec/Paolo Bonzini2012-12-191-2/+2
* build: kill libdis, move disassemblers to disas/Paolo Bonzini2012-12-191-1/+1
* target-xtensa: use movcond where possibleMax Filippov2012-12-081-50/+42
* target-xtensa: implement MISC SRMax Filippov2012-12-081-0/+4
* target-xtensa: better control rsr/wsr/xsr access to SRsMax Filippov2012-12-081-19/+30
* target-xtensa: restrict available SRs by enabled optionsMax Filippov2012-12-081-104/+126
* target-xtensa: implement CACHEATTR SRMax Filippov2012-12-081-0/+1
* target-xtensa: implement ATOMCTL SRMax Filippov2012-12-081-0/+13
* TCG: Use gen_opc_instr_start from context instead of global variable.Evgeny Voevodin2012-12-081-2/+2
* TCG: Use gen_opc_icount from context instead of global variable.Evgeny Voevodin2012-12-081-1/+1
* TCG: Use gen_opc_pc from context instead of global variable.Evgeny Voevodin2012-12-081-2/+2
* TCG: Use gen_opc_buf from context instead of global variable.Evgeny Voevodin2012-11-171-2/+2
* TCG: Use gen_opc_ptr from context instead of global variable.Evgeny Voevodin2012-11-171-3/+3
* target-xtensa: avoid using cpu_single_envBlue Swirl2012-11-101-5/+5
* target-xtensa: de-optimize EXTUIAurelien Jarno2012-10-061-20/+2
* Emit debug_insn for CPU_LOG_TB_OP_OPT as well.Richard Henderson2012-09-271-1/+1
* target-xtensa: implement coprocessor context optionMax Filippov2012-09-221-0/+38
* target-xtensa: implement FP1 groupMax Filippov2012-09-221-1/+80
* target-xtensa: implement FP0 conversionsMax Filippov2012-09-221-0/+48
* target-xtensa: implement FP0 arithmeticMax Filippov2012-09-221-1/+60
* target-xtensa: implement LSCX and LSCI groupsMax Filippov2012-09-221-4/+54
* target-xtensa: add FP registersMax Filippov2012-09-221-7/+45
* target-xtensa: don't emit extra tcg_gen_goto_tbMax Filippov2012-09-211-1/+3
* target-xtensa: fix extui shift amountMax Filippov2012-09-211-3/+21
* target-xtensa: fix big-endian BBS/BBC implementationMax Filippov2012-07-281-2/+14
* target-xtensa: switch to AREG0-free modeMax Filippov2012-06-101-30/+34
* target-xtensa: fix CCOUNT for conditional branchesMax Filippov2012-06-091-0/+2
* target-xtensa: fix LOOPNEZ/LOOPGTZ translationMax Filippov2012-04-211-1/+1
* target-xtensa: fix tb invalidation for IBREAK and LOOPMax Filippov2012-04-141-0/+2
* target-xtensa: Move helpers.h to helper.hLluís Vilanova2012-04-141-3/+3
* target-xtensa: Don't overuse CPUStateAndreas Färber2012-03-141-11/+11
* target-xtensa: add DBREAK data breakpointsMax Filippov2012-02-201-0/+30
* target-xtensa: add ICOUNT SR and debug exceptionMax Filippov2012-02-181-1/+48
* target-xtensa: implement instruction breakpointsMax Filippov2012-02-181-3/+65
* target-xtensa: add DEBUGCAUSE SR and configurationMax Filippov2012-02-181-0/+6
* target-xtensa: fetch 3rd opcode byte only when neededMax Filippov2012-02-181-1/+2
* target-xtensa: raise an exception for invalid and reserved opcodesMax Filippov2011-11-021-1/+6
* target-xtensa: mask out undefined bits of WINDOWSTART SRMax Filippov2011-11-021-1/+1
* target-xtensa: increase xtensa options accuracyMax Filippov2011-10-161-7/+7
* target-xtensa: implement MAC16 optionMax Filippov2011-10-151-1/+134
* target-xtensa: implement boolean optionMax Filippov2011-09-101-24/+85
* target-xtensa: implement memory protection optionsMax Filippov2011-09-101-5/+86
* target-xtensa: implement relocatable vectorsMax Filippov2011-09-101-0/+1
* target-xtensa: implement CPENABLE and PRID SRsMax Filippov2011-09-101-0/+7
OpenPOWER on IntegriCloud