summaryrefslogtreecommitdiffstats
path: root/target-xtensa/helper.c
Commit message (Expand)AuthorAgeFilesLines
* target-xtensa: drop usage of prev_debug_excp_handlerIgor Mammedov2012-06-251-7/+1
* target-xtensa: control page table lookup explicitlyMax Filippov2012-06-091-5/+5
* target-xtensa: update autorefill TLB entries conditionallyMax Filippov2012-06-091-24/+32
* target-xtensa: update EXCVADDR in case of page table lookupMax Filippov2012-06-091-0/+1
* Kill off cpu_state_reset()Andreas Färber2012-06-041-5/+0
* target-xtensa: Let cpu_xtensa_init() return XtensaCPUAndreas Färber2012-06-041-2/+2
* target-xtensa: Start QOM'ifying CPU initAndreas Färber2012-04-141-1/+0
* target-xtensa: QOM'ify CPU resetAndreas Färber2012-04-141-13/+2
* target-xtensa: QOM'ify CPUAndreas Färber2012-04-141-1/+3
* target-xtensa: Don't overuse CPUStateAndreas Färber2012-03-141-20/+20
* Rename cpu_reset() to cpu_state_reset()Andreas Färber2012-03-141-1/+1
* Merge branch 'upstream' of git://qemu.weilnetz.de/qemuBlue Swirl2012-03-031-1/+0
|\
| * target-xtensa: Clean includesStefan Weil2012-02-281-1/+0
* | target-xtensa: add DBREAK data breakpointsMax Filippov2012-02-201-0/+41
* | target-xtensa: implement instruction breakpointsMax Filippov2012-02-181-0/+2
* | target-xtensa: implement info tlb monitor commandMax Filippov2012-02-181-0/+67
|/
* target-xtensa: fix MMUv3 initializationMax Filippov2011-11-261-1/+1
* target-xtensa: extract core configuration from overlayMax Filippov2011-10-161-13/+14
* target-xtensa: remove hand-written xtensa cores implementationsMax Filippov2011-10-161-224/+2
* target-xtensa: add dc232b core and boardMax Filippov2011-09-101-0/+168
* target-xtensa: implement memory protection optionsMax Filippov2011-09-101-1/+339
* target-xtensa: add gdb supportMax Filippov2011-09-101-0/+11
* target-xtensa: implement relocatable vectorsMax Filippov2011-09-101-2/+16
* target-xtensa: implement interrupt optionMax Filippov2011-09-101-1/+97
* target-xtensa: implement unaligned exception optionMax Filippov2011-09-101-1/+3
* target-xtensa: implement extended L32RMax Filippov2011-09-101-0/+1
* target-xtensa: implement windowed registersMax Filippov2011-09-101-0/+1
* target-xtensa: implement exceptionsMax Filippov2011-09-101-1/+36
* target-xtensa: add PS register and access controlMax Filippov2011-09-101-0/+1
* target-xtensa: implement disas_xtensa_insnMax Filippov2011-09-101-2/+25
* target-xtensa: add target stubsMax Filippov2011-09-101-0/+73
OpenPOWER on IntegriCloud