index
:
hqemu
2.5.1_overlay
2.5_overlay
2.6_overlay
master
HQEMU
Raptor Engineering, LLC
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target-tricore
/
translate.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
target-tricore: Add instructions of RRR opcode format
Bastian Koppelmann
2015-01-27
1
-0
/
+150
*
target-tricore: Add instructions of RRPW opcode format
Bastian Koppelmann
2015-01-27
1
-0
/
+70
*
target-tricore: Add instructions of RR2 opcode format
Bastian Koppelmann
2015-01-27
1
-0
/
+37
*
target-tricore: Add instructions of RR1 opcode format, that have 0x93 as firs...
Bastian Koppelmann
2015-01-27
1
-0
/
+182
*
target-tricore: Fix bugs found by coverity
Bastian Koppelmann
2015-01-26
1
-1
/
+2
*
target-tricore: Several translator and cpu model fixes
Bastian Koppelmann
2015-01-26
1
-3
/
+3
*
target-tricore: Fix new typos
Stefan Weil
2015-01-15
1
-1
/
+1
*
Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into staging
Peter Maydell
2015-01-09
1
-1
/
+1
|
\
|
*
gen-icount: check cflags instead of use_icount global
Paolo Bonzini
2015-01-03
1
-1
/
+1
*
|
target-tricore: Add instructions of RR1 opcode format, that have 0xb3 as firs...
Bastian Koppelmann
2014-12-21
1
-0
/
+197
*
|
target-tricore: Fix MFCR/MTCR insn and B format offset.
Bastian Koppelmann
2014-12-21
1
-2
/
+4
*
|
target-tricore: Add missing 1.6 insn of BOL opcode format
Bastian Koppelmann
2014-12-21
1
-1
/
+48
*
|
target-tricore: Add instructions of RR opcode format, that have 0x4b as the f...
Bastian Koppelmann
2014-12-21
1
-0
/
+183
*
|
target-tricore: Add instructions of RR opcode format, that have 0x1 as the fi...
Bastian Koppelmann
2014-12-21
1
-0
/
+97
*
|
target-tricore: Add instructions of RR opcode format, that have 0xf as the fi...
Bastian Koppelmann
2014-12-21
1
-0
/
+78
*
|
target-tricore: Add instructions of RR opcode format, that have 0xb as the fi...
Bastian Koppelmann
2014-12-21
1
-0
/
+383
*
|
target-tricore: Fix mask handling JNZ.T being 7 bit long
Bastian Koppelmann
2014-12-21
1
-2
/
+2
*
|
target-tricore: pretty-print register dump and show more status registers
Alex Zuepke
2014-12-21
1
-6
/
+15
*
|
target-tricore: add missing 64-bit MOV in RLC format
Alex Zuepke
2014-12-21
1
-0
/
+12
*
|
target-tricore: typo in BOL format
Alex Zuepke
2014-12-21
1
-2
/
+2
|
/
*
target-tricore: Add instructions of RCR opcode format
Bastian Koppelmann
2014-12-10
1
-0
/
+479
*
target-tricore: Add instructions of RLC opcode format
Bastian Koppelmann
2014-12-10
1
-0
/
+113
*
target-tricore: Add instructions of RCPW, RCRR and RCRW opcode format
Bastian Koppelmann
2014-12-10
1
-3
/
+129
*
target-tricore: Make TRICORE_FEATURES implying others.
Bastian Koppelmann
2014-12-10
1
-3
/
+3
*
target-tricore: Add instructions of RC opcode format
Bastian Koppelmann
2014-12-10
1
-0
/
+693
*
target-tricore: Add instructions of BRR opcode format
Bastian Koppelmann
2014-12-10
1
-2
/
+88
*
target-tricore: Add instructions of BRN opcode format
Bastian Koppelmann
2014-12-10
1
-0
/
+26
*
target-tricore: Add instructions of BRC opcode format
Bastian Koppelmann
2014-12-10
1
-1
/
+52
*
target-tricore: Add instructions of BOL opcode format
Bastian Koppelmann
2014-12-10
1
-0
/
+48
*
target-tricore: Add instructions of BO opcode format
Bastian Koppelmann
2014-10-20
1
-0
/
+663
*
target-tricore: Add instructions of BIT opcode format
Bastian Koppelmann
2014-10-20
1
-0
/
+312
*
target-tricore: Add instructions of B opcode format
Bastian Koppelmann
2014-10-20
1
-0
/
+27
*
target-tricore: Add instructions of ABS, ABSB opcode format
Bastian Koppelmann
2014-10-20
1
-0
/
+303
*
target-tricore: Add instructions of SR opcode format
Bastian Koppelmann
2014-09-01
1
-0
/
+111
*
target-tricore: Add instructions of SLR, SSRO and SRO opcode format
Bastian Koppelmann
2014-09-01
1
-0
/
+121
*
target-tricore: Add instructions of SC opcode format
Bastian Koppelmann
2014-09-01
1
-0
/
+48
*
target-tricore: Add instructions of SBR opcode format
Bastian Koppelmann
2014-09-01
1
-1
/
+65
*
target-tricore: Add instructions of SBC and SBRN opcode format
Bastian Koppelmann
2014-09-01
1
-0
/
+36
*
target-tricore: Add instructions of SB opcode format
Bastian Koppelmann
2014-09-01
1
-0
/
+93
*
target-tricore: Add instructions of SRRS and SLRO opcode format
Bastian Koppelmann
2014-09-01
1
-0
/
+59
*
target-tricore: Add instructions of SSR opcode format
Bastian Koppelmann
2014-09-01
1
-0
/
+50
*
target-tricore: Add instructions of SRR opcode format
Bastian Koppelmann
2014-09-01
1
-0
/
+164
*
target-tricore: Add instructions of SRC opcode format
Bastian Koppelmann
2014-09-01
1
-0
/
+251
*
target-tricore: Add masks and opcodes for decoding
Bastian Koppelmann
2014-09-01
1
-0
/
+1
*
target-tricore: Add initialization for translation and activate target
Bastian Koppelmann
2014-09-01
1
-0
/
+165
*
target-tricore: Add target stubs and qom-cpu
Bastian Koppelmann
2014-09-01
1
-0
/
+100