index
:
hqemu
2.5.1_overlay
2.5_overlay
2.6_overlay
master
HQEMU
Raptor Engineering, LLC
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target-tricore
/
op_helper.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
target-tricore: Add instructions of RRR opcode format
Bastian Koppelmann
2015-01-27
1
-0
/
+160
*
target-tricore: split up suov32 into suov32_pos and suov32_neg
Bastian Koppelmann
2015-01-26
1
-15
/
+26
*
target-tricore: calculate av bits before saturation
Bastian Koppelmann
2015-01-26
1
-12
/
+16
*
target-tricore: Several translator and cpu model fixes
Bastian Koppelmann
2015-01-26
1
-0
/
+1
*
target-tricore: Add missing ULL suffix on 64 bit constant
Peter Maydell
2015-01-26
1
-1
/
+1
*
target-tricore: Add instructions of RR1 opcode format, that have 0xb3 as firs...
Bastian Koppelmann
2014-12-21
1
-0
/
+72
*
target-tricore: Add instructions of RR opcode format, that have 0x4b as the f...
Bastian Koppelmann
2014-12-21
1
-0
/
+195
*
target-tricore: Add instructions of RR opcode format, that have 0xf as the fi...
Bastian Koppelmann
2014-12-21
1
-0
/
+160
*
target-tricore: Add instructions of RR opcode format, that have 0xb as the fi...
Bastian Koppelmann
2014-12-21
1
-0
/
+525
*
target-tricore: Change SSOV/SUOV makro name to SSOV32/SUOV32
Bastian Koppelmann
2014-12-21
1
-76
/
+58
*
target-tricore: Add instructions of RCR opcode format
Bastian Koppelmann
2014-12-10
1
-0
/
+168
*
target-tricore: Add instructions of RLC opcode format
Bastian Koppelmann
2014-12-10
1
-0
/
+11
*
target-tricore: Add instructions of RC opcode format
Bastian Koppelmann
2014-12-10
1
-0
/
+99
*
target-tricore: Add instructions of BO opcode format
Bastian Koppelmann
2014-10-20
1
-0
/
+36
*
target-tricore: Add instructions of ABS, ABSB opcode format
Bastian Koppelmann
2014-10-20
1
-0
/
+45
*
target-tricore: Cleanup and Bugfixes
Bastian Koppelmann
2014-10-20
1
-26
/
+21
*
target-tricore: Add instructions of SR opcode format
Bastian Koppelmann
2014-09-01
1
-0
/
+52
*
target-tricore: Add instructions of SC opcode format
Bastian Koppelmann
2014-09-01
1
-0
/
+59
*
target-tricore: Add instructions of SB opcode format
Bastian Koppelmann
2014-09-01
1
-0
/
+180
*
target-tricore: Add instructions of SRR opcode format
Bastian Koppelmann
2014-09-01
1
-0
/
+43
*
target-tricore: Add softmmu support
Bastian Koppelmann
2014-09-01
1
-1
/
+32
*
target-tricore: Add target stubs and qom-cpu
Bastian Koppelmann
2014-09-01
1
-0
/
+27