summaryrefslogtreecommitdiffstats
path: root/target-sparc
Commit message (Expand)AuthorAgeFilesLines
...
* Fix udiv and sdiv on Sparc64 (Vince Weaver)blueswir12008-08-251-2/+2
* Fix wrwim masking (Luis Pureza)blueswir12008-08-211-0/+3
* Use initial CPU definition structure for some CPU fields instead of copyingblueswir12008-08-214-87/+83
* Correct 32bit carry flag for add instruction (Igor Kovalenko)blueswir12008-08-171-5/+8
* Fix faligndata (Vince Weaver)blueswir12008-08-061-1/+4
* Fix I/D MMU tag readsblueswir12008-08-061-54/+4
* Fix Sparc64 shiftsblueswir12008-08-061-5/+3
* Fix offset handling for ASI loads and stores (Vince Weaver)blueswir12008-08-061-3/+1
* Handle wrapped registers correctly when savingblueswir12008-08-011-1/+11
* Fix cmp/subcc/addcc op bugs reported by Vince Weaverblueswir12008-07-291-4/+4
* Make MAXTL dynamic, bounds check tl when indexingblueswir12008-07-254-51/+56
* Sparc32: save/load all MMU registers, Sparc64: add CPU save/loadblueswir12008-07-242-4/+110
* Add T1 and T2 CPUs, add a Sun4v machineblueswir12008-07-223-1/+26
* Use MMU globals for some MMU trapsblueswir12008-07-212-4/+19
* Fix reset vectorblueswir12008-07-211-1/+1
* Print default and available CPU features separatelyblueswir12008-07-201-4/+7
* Make UA200x features selectable, add MMU typesblueswir12008-07-204-23/+48
* Remove unused variableblueswir12008-07-191-2/+0
* Implement nucleus quad lddablueswir12008-07-193-20/+70
* Update TLB miss addressesblueswir12008-07-191-0/+2
* Small cleanup of gen_intermediate_code(_internal), by Laurent Desnogues.ths2008-07-181-7/+6
* wrhpr hstick_cmpr is a store, not a loadblueswir12008-07-181-3/+2
* Fix saving and loading of trap stateblueswir12008-07-172-12/+12
* Support for address maskingblueswir12008-07-172-31/+55
* Fix MMU registers, add more E-cache ASIsblueswir12008-07-161-10/+64
* Fix MMU miss trapsblueswir12008-07-162-4/+4
* Flushw can generate exceptions, so save PC & NPCblueswir12008-07-161-0/+1
* Really fix casblueswir12008-07-151-6/+5
* Implement some Ultrasparc cache ASIs used by SILOblueswir12008-07-081-0/+20
* Move interrupt_request and user_mode_only to common cpu state.pbrook2008-07-011-2/+0
* Move CPU save/load registration to common code.pbrook2008-06-301-0/+2
* Add instruction counter.pbrook2008-06-292-1/+24
* Fix bogus format, reading uninitialised memory (original patch by Julian Seward)blueswir12008-06-261-1/+1
* Fix Sparc mmu bug seen with NetBSD, based on patch by Cliff Wrightblueswir12008-06-241-8/+8
* Fix compiler warning (Jan Kiszka)blueswir12008-06-231-1/+2
* Eliminate cpu_T[0]blueswir12008-06-221-9/+9
* Eliminate cpu_T[1]blueswir12008-06-221-4/+3
* Add missing keys, sendkey support for all keysblueswir12008-06-221-1/+0
* Convert some cpu_dst uses (with loads/stores) to cpu_tmp0blueswir12008-06-211-67/+67
* Avoid brcond problems, use temps for cpu_src1 & cpu_src2blueswir12008-06-211-35/+32
* Update TODOblueswir12008-06-201-1/+1
* Fix boot problem on i386 host introduced in r4690blueswir12008-06-201-4/+4
* Avoid temporary variable use across basic blocks for udivxblueswir12008-06-151-2/+4
* Allow NWINDOWS selection (CPU feature with model specific defaults)blueswir12008-06-076-49/+126
* Add more SuperSparcsblueswir12008-05-311-0/+36
* Fix typo.pbrook2008-05-301-1/+1
* Move clone() register setup to target specific code. Handle fork-like clone.pbrook2008-05-301-0/+12
* MicroSparc I didn't have fsmuld opblueswir12008-05-293-9/+19
* Remove unused (for now) reg_REGWPTR (original patch by Glauber Costa)blueswir12008-05-292-6/+0
* Push common interrupt variables to cpu-defs.h (Glauber Costa)bellard2008-05-291-2/+0
OpenPOWER on IntegriCloud