summaryrefslogtreecommitdiffstats
path: root/target-sparc/op_helper.c
Commit message (Expand)AuthorAgeFilesLines
* Convert basic float32 ops to TCGblueswir12008-09-101-22/+53
* Implement ldxfsr/stxfsr, fix ld(x)fsr masks, convert to TCGblueswir12008-09-091-4/+12
* Implement no-fault loadsblueswir12008-09-031-8/+36
* Fix Sparc64 boot on i386 host:blueswir12008-08-291-16/+233
* Fix udiv and sdiv on Sparc64 (Vince Weaver)blueswir12008-08-251-2/+2
* Use initial CPU definition structure for some CPU fields instead of copyingblueswir12008-08-211-12/+17
* Fix faligndata (Vince Weaver)blueswir12008-08-061-1/+4
* Fix I/D MMU tag readsblueswir12008-08-061-54/+4
* Make MAXTL dynamic, bounds check tl when indexingblueswir12008-07-251-2/+2
* Make UA200x features selectable, add MMU typesblueswir12008-07-201-6/+10
* Remove unused variableblueswir12008-07-191-2/+0
* Implement nucleus quad lddablueswir12008-07-191-4/+57
* Fix saving and loading of trap stateblueswir12008-07-171-4/+4
* Support for address maskingblueswir12008-07-171-9/+19
* Fix MMU registers, add more E-cache ASIsblueswir12008-07-161-10/+64
* Implement some Ultrasparc cache ASIs used by SILOblueswir12008-07-081-0/+20
* Fix boot problem on i386 host introduced in r4690blueswir12008-06-201-4/+4
* Allow NWINDOWS selection (CPU feature with model specific defaults)blueswir12008-06-071-12/+12
* Remove unused (for now) reg_REGWPTR (original patch by Glauber Costa)blueswir12008-05-291-1/+0
* Move non-op functions from op_helper.c to helper.c and vice versa.blueswir12008-05-271-234/+13
* Fix off-by-one unwinding error.pbrook2008-05-251-6/+0
* Remove currently unnecessary alignment maskingblueswir12008-05-201-57/+57
* Wrap long linesblueswir12008-05-121-44/+84
* Remove someexplicit alignment checks (initial patch by Fabrice Bellard)blueswir12008-05-111-54/+80
* suppressed fixed registersbellard2008-05-101-28/+1
* Fix compiler warningsblueswir12008-05-101-3/+3
* CPU feature selection supportblueswir12008-05-091-47/+56
* Move #include to speed up compilationblueswir12008-05-091-0/+3
* Complete the TCG conversionblueswir12008-05-041-0/+103
* Revert the previous patchblueswir12008-04-221-0/+108
* Move 128-bit float emulation under linux-userblueswir12008-04-221-108/+0
* Convert align checks to TCGblueswir12008-03-211-0/+6
* Convert save, restore, saved, restored, and flushw to TCGblueswir12008-03-211-0/+92
* Convert other float and VIS ops to TCGblueswir12008-03-211-34/+614
* Convert udiv and sdiv ops to TCGblueswir12008-03-181-0/+44
* Convert CCR and CWP ops to TCGblueswir12008-03-181-0/+21
* Convert array8/16/32 and alignaddr to TCGblueswir12008-03-181-0/+31
* Convert ldfsr and stfsr to TCGblueswir12008-03-151-1/+8
* Convert Sparc64 trap state ops to TCGblueswir12008-03-051-17/+21
* Convert float helpers to TCG, fix fabsq in the processblueswir12008-03-041-22/+13
* Modify Sparc32/64 to use TCGblueswir12008-02-241-280/+318
* Sparc32 MMU register fixes (Robert Reif)blueswir12008-02-111-8/+14
* More ASIsblueswir12008-01-011-6/+18
* Nicer debug output for exceptionsblueswir12007-12-301-4/+104
* Initial support for Sun4d machines (SS-1000, SS-2000)blueswir12007-12-281-3/+1
* Improved ASI debugging (Robert Reif)blueswir12007-12-281-14/+58
* Add ASIs (Robert Reif)blueswir12007-12-101-1/+8
* Fix compilation and warnings on PPC hostblueswir12007-11-281-0/+17
* 128-bit float support for user modeblueswir12007-11-251-0/+39
* More MMU registers (Robert Reif)blueswir12007-11-251-6/+17
OpenPOWER on IntegriCloud