summaryrefslogtreecommitdiffstats
path: root/target-sparc/op_helper.c
Commit message (Expand)AuthorAgeFilesLines
* global s/loglevel & X/qemu_loglevel_mask(X)/ (Eduardo Habkost)aliguori2009-01-151-2/+2
* Convert references to logfile/loglevel to use qemu_log*() macrosaliguori2009-01-151-10/+10
* Add SuperSPARC MMU breakpoint registers (Robert Reif)blueswir12008-12-231-1/+44
* Add missing "static"blueswir12008-12-111-1/+1
* TCG variable type checking.pbrook2008-11-171-0/+5
* Fix error in fexpand (spotted by sparse)blueswir12008-10-071-4/+4
* Show size for unassigned accesses (Robert Reif)blueswir12008-10-061-13/+14
* Rearrange tick functionsblueswir12008-10-031-0/+24
* Fix MXCC printf warning (based on patch by Robert Reif)blueswir12008-10-021-3/+3
* Add mmu tlb demap support (Igor Kovalenko)blueswir12008-09-271-1/+35
* Implement some UA2007 block ASIsblueswir12008-09-261-0/+6
* Implement UA2005 hypervisor trapsblueswir12008-09-261-14/+0
* Move also DEBUG_PCALL (see r5085)blueswir12008-09-261-0/+1
* Add software and timer interrupt supportblueswir12008-09-221-0/+15
* Fix arguments used in cas/casx, thanks to Igor Kovalenko for spottingblueswir12008-09-221-5/+5
* Use the new concat_i32_i64 op for std and stdablueswir12008-09-211-5/+0
* Fix array subscript above array bounds errorblueswir12008-09-141-1/+1
* Convert rest of ops using float32 to TCG, remove FT0 and FT1blueswir12008-09-101-15/+15
* Partially convert float128 conversion ops to TCGblueswir12008-09-101-8/+8
* Convert basic 64 bit VIS ops to TCGblueswir12008-09-101-45/+0
* Convert basic 32 bit VIS ops to TCGblueswir12008-09-101-73/+8
* Convert basic float32 ops to TCGblueswir12008-09-101-22/+53
* Implement ldxfsr/stxfsr, fix ld(x)fsr masks, convert to TCGblueswir12008-09-091-4/+12
* Implement no-fault loadsblueswir12008-09-031-8/+36
* Fix Sparc64 boot on i386 host:blueswir12008-08-291-16/+233
* Fix udiv and sdiv on Sparc64 (Vince Weaver)blueswir12008-08-251-2/+2
* Use initial CPU definition structure for some CPU fields instead of copyingblueswir12008-08-211-12/+17
* Fix faligndata (Vince Weaver)blueswir12008-08-061-1/+4
* Fix I/D MMU tag readsblueswir12008-08-061-54/+4
* Make MAXTL dynamic, bounds check tl when indexingblueswir12008-07-251-2/+2
* Make UA200x features selectable, add MMU typesblueswir12008-07-201-6/+10
* Remove unused variableblueswir12008-07-191-2/+0
* Implement nucleus quad lddablueswir12008-07-191-4/+57
* Fix saving and loading of trap stateblueswir12008-07-171-4/+4
* Support for address maskingblueswir12008-07-171-9/+19
* Fix MMU registers, add more E-cache ASIsblueswir12008-07-161-10/+64
* Implement some Ultrasparc cache ASIs used by SILOblueswir12008-07-081-0/+20
* Fix boot problem on i386 host introduced in r4690blueswir12008-06-201-4/+4
* Allow NWINDOWS selection (CPU feature with model specific defaults)blueswir12008-06-071-12/+12
* Remove unused (for now) reg_REGWPTR (original patch by Glauber Costa)blueswir12008-05-291-1/+0
* Move non-op functions from op_helper.c to helper.c and vice versa.blueswir12008-05-271-234/+13
* Fix off-by-one unwinding error.pbrook2008-05-251-6/+0
* Remove currently unnecessary alignment maskingblueswir12008-05-201-57/+57
* Wrap long linesblueswir12008-05-121-44/+84
* Remove someexplicit alignment checks (initial patch by Fabrice Bellard)blueswir12008-05-111-54/+80
* suppressed fixed registersbellard2008-05-101-28/+1
* Fix compiler warningsblueswir12008-05-101-3/+3
* CPU feature selection supportblueswir12008-05-091-47/+56
* Move #include to speed up compilationblueswir12008-05-091-0/+3
* Complete the TCG conversionblueswir12008-05-041-0/+103
OpenPOWER on IntegriCloud