summaryrefslogtreecommitdiffstats
path: root/target-sparc/machine.c
Commit message (Expand)AuthorAgeFilesLines
* Remove unnecessary trailing newlinesblueswir12008-12-131-2/+0
* Add a generic Niagara machineblueswir12008-09-261-0/+1
* Handle wrapped registers correctly when savingblueswir12008-08-011-1/+11
* Make MAXTL dynamic, bounds check tl when indexingblueswir12008-07-251-5/+5
* Sparc32: save/load all MMU registers, Sparc64: add CPU save/loadblueswir12008-07-241-3/+109
* Add T1 and T2 CPUs, add a Sun4v machineblueswir12008-07-221-0/+1
* Allow NWINDOWS selection (CPU feature with model specific defaults)blueswir12008-06-071-2/+6
* remove target ifdefs from vl.caurel322008-05-041-0/+102
OpenPOWER on IntegriCloud