summaryrefslogtreecommitdiffstats
path: root/target-sparc/helper.h
Commit message (Expand)AuthorAgeFilesLines
* Improve "ta 0" shutdownFabien Chouteau2011-11-191-1/+0
* target-sparc: Implement FALIGNDATA inline.Richard Henderson2011-10-261-1/+0
* target-sparc: Implement BMASK/BSHUFFLE.Richard Henderson2011-10-261-0/+1
* target-sparc: Implement ALIGNADDR* inline.Richard Henderson2011-10-261-1/+0
* target-sparc: Implement fpack{16,32,fix}.Richard Henderson2011-10-261-0/+3
* target-sparc: Implement PDIST.Richard Henderson2011-10-261-0/+1
* target-sparc: Do exceptions management fully inside the helpers.Richard Henderson2011-10-261-2/+0
* target-sparc: Make FPU/VIS helpers const when possible.Richard Henderson2011-10-261-22/+28
* target-sparc: Pass float64 parameters instead of dt0/1 temporaries.Richard Henderson2011-10-261-48/+47
* Sparc: avoid AREG0 for division op helpersBlue Swirl2011-10-261-4/+4
* Sparc: avoid AREG0 for softint op helpers and Leon cache controlBlue Swirl2011-10-261-3/+3
* Sparc: avoid AREG0 for CWP and PSTATE helpersBlue Swirl2011-10-261-16/+16
* Sparc: avoid AREG0 for lazy condition code helpersBlue Swirl2011-10-231-2/+2
* Sparc: avoid AREG0 for float and VIS opsBlue Swirl2011-10-231-86/+86
* Sparc: avoid AREG0 for raise_exception and helper_debugBlue Swirl2011-10-231-2/+2
* SPARC64: fix VIS1 SIMD signed compare instructionsTsuneo Saito2011-07-201-2/+2
* Delete unused tb_invalidate_page_rangeBlue Swirl2011-05-221-1/+0
* SPARC: Emulation of Leon3Fabien Chouteau2011-01-241-0/+1
* target-sparc: fix udiv(cc) and sdiv(cc)Aurelien Jarno2010-12-281-0/+2
* target-sparc: Inline some generation of carry for ADDX/SUBX.Richard Henderson2010-05-201-1/+1
* target-sparc: Fix compilation with --enable-debug.Richard Henderson2010-05-191-1/+1
* sparc64: use helper_wrpil to check pending irq on writeIgor V. Kovalenko2010-01-081-0/+1
* Use dynamical computation for condition codesBlue Swirl2009-05-101-0/+2
* TCG variable type checking.pbrook2008-11-171-109/+101
* Implement UA2005 hypervisor trapsblueswir12008-09-261-2/+0
* Add software and timer interrupt supportblueswir12008-09-221-0/+3
* Use the new concat_i32_i64 op for std and stdablueswir12008-09-211-1/+0
* Convert rest of ops using float32 to TCG, remove FT0 and FT1blueswir12008-09-101-11/+8
* Partially convert float128 conversion ops to TCGblueswir12008-09-101-4/+5
* Convert basic 64 bit VIS ops to TCGblueswir12008-09-101-9/+0
* Convert basic 32 bit VIS ops to TCGblueswir12008-09-101-15/+2
* Convert basic float32 ops to TCGblueswir12008-09-101-18/+29
* Implement ldxfsr/stxfsr, fix ld(x)fsr masks, convert to TCGblueswir12008-09-091-2/+2
* Fix Sparc64 boot on i386 host:blueswir12008-08-291-9/+0
* Implement nucleus quad lddablueswir12008-07-191-0/+1
* Move non-op functions from op_helper.c to helper.c and vice versa.blueswir12008-05-271-0/+1
* Register op helpersblueswir12008-05-221-93/+96
* Move prototype back to avoid a compiler warningblueswir12008-05-121-1/+0
* Fix compiler warningsblueswir12008-05-101-0/+9
* CPU feature selection supportblueswir12008-05-091-20/+2
* Complete the TCG conversionblueswir12008-05-041-0/+7
* Convert align checks to TCGblueswir12008-03-211-0/+1
* Convert save, restore, saved, restored, and flushw to TCGblueswir12008-03-211-0/+5
* Convert other float and VIS ops to TCGblueswir12008-03-211-0/+96
* Convert udiv and sdiv ops to TCGblueswir12008-03-181-0/+2
* Convert CCR and CWP ops to TCGblueswir12008-03-181-0/+4
* Convert array8/16/32 and alignaddr to TCGblueswir12008-03-181-0/+4
* Convert ldfsr and stfsr to TCGblueswir12008-03-151-0/+1
* Convert exception ops to TCGblueswir12008-03-061-0/+1
* Convert float helpers to TCG, fix fabsq in the processblueswir12008-03-041-0/+39
OpenPOWER on IntegriCloud