summaryrefslogtreecommitdiffstats
path: root/target-sparc/cpu.h
Commit message (Expand)AuthorAgeFilesLines
* target-sparc: Let cpu_sparc_init() return SPARCCPUAndreas Färber2012-06-041-3/+14
* Use uintptr_t for various op related functionsBlue Swirl2012-04-141-1/+1
* target-sparc: QOM'ify CPUAndreas Färber2012-04-071-0/+1
* target-sparc: Add compiler attribute to some functions which don't returnStefan Weil2012-03-241-2/+3
* Sparc: avoid AREG0 wrappers for memory access helpersBlue Swirl2012-03-181-83/+2
* Sparc: avoid AREG0 for memory access helpersBlue Swirl2012-03-181-0/+82
* sparc64: implement PCI and ISA irqsBlue Swirl2012-03-171-0/+3
* sparc: reset CPU state on resetBlue Swirl2012-03-171-2/+3
* Rename CPUState -> CPUArchStateAndreas Färber2012-03-141-1/+1
* target-sparc: Don't overuse CPUStateAndreas Färber2012-03-141-28/+28
* target-sparc: Typedef struct CPUSPARCState earlyAndreas Färber2012-03-141-2/+4
* target-sparc: Change fpr representation to doubles.Richard Henderson2011-10-261-3/+4
* target-sparc: Pass float64 parameters instead of dt0/1 temporaries.Richard Henderson2011-10-261-1/+0
* Sparc: split MMU helpersBlue Swirl2011-10-261-1/+1
* Sparc: avoid AREG0 for softint op helpers and Leon cache controlBlue Swirl2011-10-261-6/+25
* Sparc: split CWP and PSTATE op helpersBlue Swirl2011-10-231-1/+3
* Sparc: split helper.cBlue Swirl2011-10-231-1/+2
* Gdbstub: Fix back-trace on SPARC32Fabien Chouteau2011-09-101-0/+7
* Remove unused is_softmmu parameter from cpu_handle_mmu_faultBlue Swirl2011-08-071-1/+1
* SPARC64: implement addtional MMU faults related to nonfaulting loadTsuneo Saito2011-07-211-0/+4
* SPARC64: split cpu_get_phys_page_debug() from cpu_get_phys_page_nofault()Tsuneo Saito2011-07-211-0/+2
* SPARC64: SFSR cleanup and fixTsuneo Saito2011-07-211-0/+22
* SPARC64: TTE bits cleanupTsuneo Saito2011-07-211-0/+7
* Fix unassigned memory access handlingBlue Swirl2011-07-201-2/+2
* Sparc: fix FPU and AM enable checks for translationBlue Swirl2011-07-141-16/+33
* Move cpu_has_work and cpu_pc_from_tb to cpu.hBlue Swirl2011-06-261-0/+14
* sparc: move do_interrupt to helper.cBlue Swirl2011-06-261-0/+4
* Sparc32: dummy implementation of MXCC MMU breakpoint registersBlue Swirl2011-06-261-1/+3
* SPARC: Fix Leon3 cache controlFabien Chouteau2011-02-011-2/+6
* SPARC: Add asr17 register supportFabien Chouteau2011-01-241-0/+1
* SPARC: Emulation of Leon3Fabien Chouteau2011-01-241-14/+23
* Sparc: implement monitor command 'info tlb'Blue Swirl2010-12-191-1/+1
* target-sparc: Use fprintf_function (format checking)Stefan Weil2010-12-041-2/+2
* target-sparc: remove unused functions cpu_lock(), cpu_unlock()Peter Maydell2010-12-031-2/+0
* remove exec-all.h inclusion from cpu.hPaolo Bonzini2010-07-031-1/+0
* move cpu_pc_from_tb to target-*/exec.hPaolo Bonzini2010-07-031-6/+0
* sparc64: fix mmu context at trap levels above zeroIgor V. Kovalenko2010-05-221-4/+10
* sparc64: fix pstate privilege bitsIgor V. Kovalenko2010-05-221-18/+43
* sparc64: fix TT_WOTHER valueIgor V. Kovalenko2010-05-161-1/+1
* sparc: Fix lazy flag calculation on interrupts, refactorBlue Swirl2010-05-091-90/+12
* sparc64: handle asi referencing nucleus and secondary MMU contextsIgor V. Kovalenko2010-05-061-1/+12
* sparc64: implement global translation table entries v1Igor V. Kovalenko2010-05-061-0/+18
* target-sparc: Fix TARGET_{PHYS,VIRT}_ADDR_SPACE_BITS.Richard Henderson2010-04-171-6/+6
* Target specific usermode cleanupPaul Brook2010-03-121-0/+2
* Move TARGET_PHYS_ADDR_SPACE_BITS to target-*/cpu.h.Richard Henderson2010-03-121-0/+8
* sparc64: reimplement tick timers v4Igor V. Kovalenko2010-01-271-6/+22
* sparc64: correct write extra bits to cwpIgor V. Kovalenko2010-01-271-1/+1
* sparc64: interrupt trap handlingIgor V. Kovalenko2010-01-081-0/+10
* sparc64: move cpu_interrupts_enabled to cpu.hIgor V. Kovalenko2010-01-081-0/+13
* sparc64: add macros to deal with softint and timer interruptIgor V. Kovalenko2010-01-081-0/+4
OpenPOWER on IntegriCloud