summaryrefslogtreecommitdiffstats
path: root/target-ppc/translate_init.c
Commit message (Expand)AuthorAgeFilesLines
* target-ppc: Split out SO, OV, CA fields from XERRichard Henderson2013-02-231-2/+2
* cpu: Add CPUArchState pointer to CPUStateAndreas Färber2013-02-161-0/+2
* target-ppc: Move TCG initialization to PowerPCCPU initfnAndreas Färber2013-02-161-5/+4
* target-ppc: Update PowerPCCPU to QOM realizefnAndreas Färber2013-02-161-3/+9
* error: Strip trailing '\n' from error string arguments (again)Markus Armbruster2013-02-111-1/+1
* cpu: do not use object_deletePaolo Bonzini2013-02-011-1/+1
* PPC: Unify dcbzl code pathAlexander Graf2013-02-011-5/+5
* cpu: Add model resolution support to CPUClassAndreas Färber2013-01-271-0/+2
* target-ppc: Give a meaningful error if too many threads are specifiedMike Qiu2013-01-251-0/+12
* PPC: Provide zero SVR for -cpu e500mc and e5500Alexander Graf2013-01-181-2/+2
* cpu: Move cpu_index field to CPUStateAndreas Färber2013-01-151-4/+6
* target-ppc: Slim conversion of model definitions to QOM subclassesAndreas Färber2013-01-071-107/+238
* PPC: Bring EPR support closer to realityAlexander Graf2013-01-071-6/+1
* softmmu: move include files to include/sysemu/Paolo Bonzini2012-12-191-2/+2
* exec: move include files to include/exec/Paolo Bonzini2012-12-191-1/+1
* build: kill libdis, move disassemblers to disas/Paolo Bonzini2012-12-191-1/+1
* target-ppc: Rework storage of VPA registration stateDavid Gibson2012-10-291-3/+4
* PPC: 440: Emulate DCBR0Alexander Graf2012-10-291-1/+1
* ppc/pseries: Reset VPA registration on CPU resetDavid Gibson2012-10-051-0/+8
* win32: provide separate macros for weak decls and definitionsAnthony Liguori2012-08-151-2/+2
* target-ppc: add implementation of query-cpu-definitions (v2)Anthony Liguori2012-08-131-0/+26
* target-ppc: Fix 2nd parameter for tcg_gen_shri_tlStefan Weil2012-06-241-1/+1
* PPC: BookE: Support 32 and 64 bit wide MAS2Alexander Graf2012-06-241-1/+18
* PPC: Extract SPR dump generation into its own functionAlexander Graf2012-06-241-12/+18
* PPC: Add e5500 CPU targetAlexander Graf2012-06-241-3/+93
* PPC: BookE: Make ivpr selectable by CPU typeAlexander Graf2012-06-241-4/+5
* ppc64: Rudimentary Support for extra page sizes on server CPUsBenjamin Herrenschmidt2012-06-241-0/+21
* ppc: Avoid AREG0 for misc helpersBlue Swirl2012-06-241-6/+6
* ppc: Avoid AREG0 for timebase helpersBlue Swirl2012-06-241-19/+19
* ppc: Avoid AREG0 for MMU etc. helpersBlue Swirl2012-06-241-12/+12
* PPC: Fix up e500 cache size settingAlexander Graf2012-05-011-12/+14
* target-ppc: Init dcache and icache size for e500 user modeMeador Inge2012-04-151-1/+4
* target-ppc: Fix type casts for w64 (uintptr_t)Stefan Weil2012-04-151-3/+3
* target-ppc: QOM'ify CPU resetAndreas Färber2012-04-151-1/+45
* target-ppc: Start QOM'ifying CPU initAndreas Färber2012-04-151-0/+9
* target-ppc: QOM'ify CPUAndreas Färber2012-04-151-0/+37
* target-ppc: Add hooks for handling tcg and kvm limitationsDavid Gibson2012-04-151-16/+35
* Replace Qemu by QEMU in commentsStefan Weil2012-04-071-12/+12
* ppc: Correctly define POWERPC_INSNS2_DEFAULTMeador Inge2012-03-151-2/+2
* PPC: Add PIR register to POWER7 CPUNathan Whitehorn2012-03-151-0/+5
* PPC64: Add support for ldbrx and stdbrx instructionsThomas Huth2012-03-151-1/+1
* target-ppc: Don't overuse CPUStateAndreas Färber2012-03-141-21/+21
* PPC: E500: Populate L1CFG0 SPRAlexander Graf2012-02-021-1/+4
* PPC: e500mc: Enable processor controlAlexander Graf2012-02-021-1/+1
* PPC: e500: msync is 440 only, e500 has real syncAlexander Graf2012-02-021-3/+3
* PPC: e500mc: add missing IVORs to bitmapAlexander Graf2012-02-021-1/+5
* PPC: Add IVOR 38-42Alexander Graf2012-02-021-14/+15
* PPC: Enable 440EP CPU targetAlexander Graf2012-01-211-11/+5
* PPC: Add description for the Freescale e500mc core.Varun Sethi2012-01-031-6/+50
* ppc: Alter CPU state to mask out TCG unimplemented instructions as appropriateDavid Gibson2011-10-311-3/+17
OpenPOWER on IntegriCloud