summaryrefslogtreecommitdiffstats
path: root/target-ppc/translate_init.c
Commit message (Expand)AuthorAgeFilesLines
* spapr: Use DeviceClass::fw_name for device tree CPU nodeAndreas Färber2013-10-251-0/+2
* target-ppc: Fill in OpenFirmware names for some PowerPCCPU familiesAndreas Färber2013-10-251-0/+3
* target-ppc: dump-guest-memory supportAneesh Kumar K.V2013-10-251-0/+4
* PPC: Fix L2CR write accessesAlexander Graf2013-10-251-12/+17
* cpu: Drop cpu_model_str from CPU_COMMONAndreas Färber2013-10-071-3/+0
* target-ppc: POWER7 supports the MSR_LE bitAnton Blanchard2013-09-021-1/+1
* Convert stderr message calling error_get_pretty() to error_report()Seiji Aguchi2013-08-201-1/+2
* target-ppc: Prepare POWER5P CPU familyAndreas Färber2013-08-071-0/+104
* target-ppc: Suppress TCG instruction emulation warnings for qtestAndreas Färber2013-07-301-1/+1
* Merge remote-tracking branch 'afaerber/tags/qom-cpu-for-anthony' into stagingAnthony Liguori2013-07-291-0/+2
|\
| * cpu: Partially revert "cpu: Change qemu_init_vcpu() argument to CPUState"Andreas Färber2013-07-291-0/+2
* | target-ppc: Convert ppc cpu savevm to VMStateDescriptionAlexey Kardashevskiy2013-07-291-0/+1
|/
* cpu: Introduce CPUClass::gdb_core_xml_file for GDB_CORE_XMLAndreas Färber2013-07-271-0/+5
* cpu: Introduce CPUClass::gdb_{read,write}_register()Andreas Färber2013-07-271-0/+2
* cpu: Introduce CPUState::gdb_num_regs and CPUClass::gdb_num_core_regsAndreas Färber2013-07-261-0/+2
* gdbstub: Change gdb_register_coprocessor() argument to CPUStateAndreas Färber2013-07-231-7/+8
* cpu: Turn cpu_get_phys_page_debug() into a CPUClass hookAndreas Färber2013-07-231-0/+3
* cpu: Introduce CPUClass::set_pc() for gdb_set_cpu_pc()Andreas Färber2013-07-231-0/+8
* target-ppc: Add POWER8 v1.0 CPU modelPrerna Saxena2013-07-111-0/+34
* e600 core for MPC86xx processorsJulio Guerra2013-07-111-0/+125
* cpu: Move reset logging to CPUStateAndreas Färber2013-07-091-5/+0
* log: Change log_cpu_state[_mask]() argument to CPUStateAndreas Färber2013-07-091-1/+1
* PPC: Ignore writes to L2CRAlexander Graf2013-07-011-11/+11
* PPC: Introduce an alias cache for faster lookupsAlexander Graf2013-07-011-5/+27
* target-ppc: Introduce unrealizefn for PowerPCCPUAndreas Färber2013-07-011-1/+15
* ppc: do not register IABR SPR twice for 603eHervé Poussineau2013-07-011-5/+0
* target-ppc: Drop redundant flags assignments from CPU familiesAndreas Färber2013-07-011-45/+0
* cpu: Change qemu_init_vcpu() argument to CPUStateAndreas Färber2013-06-281-2/+0
* cpu: Turn cpu_dump_{state,statistics}() into CPUState hooksAndreas Färber2013-06-281-0/+2
* target-ppc: Add read and write of PPR SPRAnton Blanchard2013-05-061-0/+4
* target-ppc: add instruction flags for Book I 2.05Aurelien Jarno2013-04-261-1/+1
* target-ppc: Add more stubs for POWER7 PMU registersDavid Gibson2013-04-261-0/+12
* pseries: Fixes and enhancements to L1 cache propertiesDavid Gibson2013-04-261-0/+3
* PPC: Add breakpoint registers for 603 and e300Fabien Chouteau2013-04-261-0/+34
* PPC: fix hreset_vector for 60x, 7x0, 7x5, G2, MPC8xx, MPC5xx, 7400 and 7450Fabien Chouteau2013-04-261-11/+11
* PPC: Remove env->hreset_excp_prefixFabien Chouteau2013-04-261-30/+12
* target-ppc: Enable ISEL on POWER7Aurelien Jarno2013-04-261-1/+1
* target-ppc: Use QOM method dispatch for MMU fault handlingDavid Gibson2013-03-221-1/+53
* mmu-hash64: Implement Virtual Page Class Key ProtectionDavid Gibson2013-03-221-0/+49
* target-ppc: Remove vestigial PowerPC 620 supportDavid Gibson2013-03-221-255/+0
* PPC/GDB: handle read and write of fpscrFabien Chouteau2013-03-221-1/+1
* cpu: Replace do_interrupt() by CPUClass::do_interrupt methodAndreas Färber2013-03-121-0/+1
* target-ppc: Move CPU aliases out of translate_init.cAndreas Färber2013-03-081-198/+3
* target-ppc: Report CPU aliases for QMPAndreas Färber2013-03-081-0/+21
* target-ppc: List alias names alongside CPU modelsAndreas Färber2013-03-081-12/+11
* target-ppc: Make host CPU a subclass of the host's CPU modelAndreas Färber2013-03-081-7/+8
* target-ppc: Fix PPC_DUMP_SPR_ACCESS buildAndreas Färber2013-03-081-2/+2
* target-ppc: Add mechanism for synchronizing SPRs with KVMDavid Gibson2013-03-081-49/+65
* target-ppc: Change "POWER7" CPU aliasAndreas Färber2013-03-081-1/+1
* target-ppc: Split model definitions out of translate_init.cAndreas Färber2013-03-081-1905/+2
OpenPOWER on IntegriCloud