summaryrefslogtreecommitdiffstats
path: root/target-ppc/translate_init.c
Commit message (Expand)AuthorAgeFilesLines
...
* target-ppc: Add "POWER" prefix to MMCRA PMU registersAlexey Kardashevskiy2014-06-161-1/+1
* target-ppc: Copy and split gen_spr_7xx() for 970Alexey Kardashevskiy2014-06-161-1/+105
* target-ppc: Make UCTRL a mirror of CTRLAlexey Kardashevskiy2014-06-161-2/+2
* target-ppc: Refactor PPC970Alexey Kardashevskiy2014-06-161-13/+32
* target-ppc: Merge 970FX and 970MP into a single 970 classAlexey Kardashevskiy2014-06-161-198/+8
* target-ppc: Rename 7XX/60x/74XX/e600 PMU SPRsAlexey Kardashevskiy2014-06-161-49/+49
* target-ppc: Support VSX in PPC User ModeTom Musta2014-06-161-0/+1
* target-ppc: Allow little-endian user mode.Doug Kwan2014-06-161-0/+3
* PPC: e500: Fix MMUCSR0 emulationAlex Zuepke2014-06-161-3/+1
* KVM: PPC: Enable compatibility modeAlexey Kardashevskiy2014-06-161-0/+5
* spapr: Limit threads per core according to current compatibility modeAlexey Kardashevskiy2014-06-161-0/+27
* target-ppc: Define Processor Compatibility MasksAlexey Kardashevskiy2014-06-161-0/+3
* target-ppc: Implement "compat" CPU optionAlexey Kardashevskiy2014-06-161-0/+34
* target-ppc: Add "compat" CPU optionAlexey Kardashevskiy2014-06-161-0/+75
* target-ppc: Introduce callback for interrupt endiannessGreg Kurz2014-06-161-0/+16
* PPC: Properly emulate L1CSR0 and L1CSR1Alexander Graf2014-06-161-3/+11
* PPC: Add L1CFG1 SPR emulationAlexander Graf2014-06-161-1/+7
* PPC: Fix SPR access control of L1CFG0Alexander Graf2014-06-161-4/+4
* target-ppc: Eliminate Magic Number MSR MasksTom Musta2014-06-161-54/+776
* target-ppc: Move alias lookup after class lookupAlexey Kardashevskiy2014-06-161-7/+11
* PPC: Add l1 cache sizes for 970 and above systemsAlexander Graf2014-04-081-0/+8
* target-ppc: MSR_POW not supported on POWER7/7+/8Anton Blanchard2014-03-271-3/+3
* target-ppc: POWER7+ supports the MSR_VSX bitAnton Blanchard2014-03-271-1/+1
* target-ppc: POWER8 supports iselAnton Blanchard2014-03-271-1/+1
* target-ppc: POWER8 supports the MSR_LE bitAnton Blanchard2014-03-271-1/+1
* target-ppc: Introduce powerisa-207-server flagAlexey Kardashevskiy2014-03-201-1/+2
* target-ppc: Force CPU threads count to be a power of 2Bharata B Rao2014-03-201-0/+6
* target-ppc: Fix overallocation of opcode tablesStuart Brady2014-03-201-1/+1
* target-ppc: Reset SPRs on CPU resetAlexey Kardashevskiy2014-03-201-1/+11
* cputlb: Change tlb_flush() argument to CPUStateAndreas Färber2014-03-131-1/+1
* exec: Change cpu_abort() argument to CPUStateAndreas Färber2014-03-131-2/+3
* cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber2014-03-131-1/+1
* cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber2014-03-131-1/+3
* cpu: Factor out cpu_generic_init()Andreas Färber2014-03-131-20/+1
* cpu: Turn cpu_has_work() into a CPUClass hookAndreas Färber2014-03-131-0/+9
* target-ppc: spapr: e500: fix to use cpu_dt_idAlexey Kardashevskiy2014-03-051-0/+1
* target-ppc: add PowerPCCPU::cpu_dt_idAlexey Kardashevskiy2014-03-051-6/+4
* target-ppc: Altivec 2.07: Add Instruction FlagTom Musta2014-03-051-1/+1
* target-ppc: Load QuadwordTom Musta2014-03-051-1/+1
* target-ppc: Add Flag for ISA 2.07 Load/Store Quadword InstructionsTom Musta2014-03-051-1/+2
* target-ppc: Add Target Address SPR (TAR) to Power8Tom Musta2014-03-051-1/+13
* target-ppc: Add Flag for bctarTom Musta2014-03-051-1/+1
* target-ppc: Enable frsqrtes on Power7 and Power8Tom Musta2014-03-051-0/+3
* target-ppc: Add Flag for Power ISA V2.06 Floating Point Test InstructionsTom Musta2014-03-051-3/+6
* target-ppc: Fix and enable fri[mnpz]Tom Musta2014-03-051-0/+3
* target-ppc: Add Flag for ISA V2.06 Floating Point ConversionTom Musta2014-03-051-3/+3
* target-ppc: Add Flag for ISA2.06 Atomic InstructionsTom Musta2014-03-051-3/+6
* target-ppc: Add Flag for ISA2.06 Divide Extended InstructionsTom Musta2014-03-051-3/+3
* target-ppc: Add ISA2.06 bpermd InstructionTom Musta2014-03-051-4/+7
* target-ppc: VSX Stage 4: Add VSX 2.07 FlagTom Musta2014-03-051-1/+1
OpenPOWER on IntegriCloud