summaryrefslogtreecommitdiffstats
path: root/target-ppc/translate.c
Commit message (Expand)AuthorAgeFilesLines
* display cpu id dump stateTristan Gingold2015-03-091-2/+3
* tcg: Introduce tcg_op_buf_count and tcg_op_buf_fullRichard Henderson2015-02-121-6/+3
* tcg: Move emit of INDEX_op_end into gen_tb_endRichard Henderson2015-02-121-1/+1
* Merge remote-tracking branch 'remotes/agraf/tags/signed-ppc-for-upstream' int...Peter Maydell2015-01-101-61/+210
|\
| * target-ppc: Mark SR() and gen_sync_exception() as !CONFIG_USER_ONLYPeter Maydell2015-01-071-0/+5
| * target-ppc: Introduce Privileged TM NoopsTom Musta2015-01-071-0/+38
| * target-ppc: Introduce tcheckTom Musta2015-01-071-0/+17
| * target-ppc: Introduce TM NoopsTom Musta2015-01-071-0/+38
| * target-ppc: Introduce tbeginTom Musta2015-01-071-0/+12
| * target-ppc: Introduce tm_enabled Bit to CPU StateTom Musta2015-01-071-0/+8
| * target-ppc: Eliminate set_fprf Argument From helper_compute_fprfTom Musta2015-01-071-7/+1
| * target-ppc: Eliminate set_fprf Argument From gen_compute_fprfTom Musta2015-01-071-15/+23
| * target-ppc: Fully Migrate to gen_set_cr1_from_fpscrTom Musta2015-01-071-22/+33
| * target-ppc: mffs. Should Set CR1 from FPSCR BitsTom Musta2015-01-071-1/+3
| * target-ppc: Fix Floating Point Move Instructions That Set CR1Tom Musta2015-01-071-20/+30
| * target-ppc: Load/Store Vector Element Storage AlignmentTom Musta2015-01-071-8/+14
* | gen-icount: check cflags instead of use_icount globalPaolo Bonzini2015-01-031-1/+1
* | target-ppc: pass DisasContext to SPR generator functionsPaolo Bonzini2014-12-231-5/+5
|/
* target-ppc: Altivec's mtvscr Decodes Wrong RegisterTom Musta2014-11-201-1/+1
* target-ppc: Fix Altivec Round OpcodesTom Musta2014-11-041-6/+6
* ppc: do not look at the MMU index to detect PR/HV modePaolo Bonzini2014-11-041-88/+77
* target-ppc : Allow fc[tf]id[*] mnemonics for non TARGET_PPC64Pierre Mallard2014-11-041-10/+6
* ppc: compute mask from BI using right shiftPaolo Bonzini2014-11-041-3/+3
* ppc: rename gen_set_cr6_from_fpscrPaolo Bonzini2014-11-041-7/+7
* target-ppc: Implement mulldo with TCGTom Musta2014-09-081-2/+14
* target-ppc: Clean up mullwoTom Musta2014-09-081-8/+3
* target-ppc: Clean Up mullwTom Musta2014-09-081-3/+2
* target-ppc: Optimize rlwnm MB=0 ME=31Tom Musta2014-09-081-22/+34
* target-ppc: Optimize rlwinm MB=0 ME=31Tom Musta2014-09-081-0/+6
* target-ppc: Special Case of rlwimi Should Use DepositTom Musta2014-09-081-6/+3
* target-ppc: Bug Fix: srawiTom Musta2014-09-081-1/+1
* target-ppc: Bug Fix: mullwTom Musta2014-09-081-0/+11
* target-ppc: Bug Fix: mullwoTom Musta2014-09-081-0/+9
* target-ppc: Bug Fix: rlwimiTom Musta2014-09-081-5/+7
* target-ppc: Bug Fix: rlwnmTom Musta2014-09-081-9/+9
* target-ppc: Bug Fix: rlwinmTom Musta2014-09-081-5/+3
* trace: [tcg] Include TCG-tracing header on all targetsLluís Vilanova2014-08-121-0/+3
* target-ppc: Remove unused gen_qemu_ld8s()Peter Maydell2014-06-271-5/+0
* target-ppc: Remove unused IMM and d extract helpersPeter Maydell2014-06-271-3/+0
* target-ppc: fixed translation of mcrxr instructionSorav Bansal2014-06-271-2/+3
* target-ppc: Add POWER8's FSCR SPRAlexey Kardashevskiy2014-06-161-0/+7
* target-ppc: Fix Temporary Variable Leak in bctarTom Musta2014-06-161-1/+1
* PPC: e500: Merge 32 and 64 bit SPE emulationAlexander Graf2014-06-161-579/+132
* PPC: SPE: Fix high-bits bitmaskAlexander Graf2014-06-161-2/+2
* target-ppc: Allow little-endian user mode.Doug Kwan2014-06-161-91/+60
* target-ppc: Fix popcntb Opcode BugTom Musta2014-06-161-1/+1
* PPC: Add dcbtls emulationAlexander Graf2014-06-161-0/+12
* PPC: Fail on leaking temporariesAlexander Graf2014-06-161-0/+7
* PPC: Fix TCG chunks that don't free their tempsAlexander Graf2014-06-161-0/+7
* target-ppc: Introduce DFP Shift SignificandTom Musta2014-06-161-0/+10
OpenPOWER on IntegriCloud