summaryrefslogtreecommitdiffstats
path: root/target-openrisc
Commit message (Expand)AuthorAgeFilesLines
* exec: refactor cpu_restore_stateBlue Swirl2012-12-161-9/+1
* TCG: Use gen_opc_instr_start from context instead of global variable.Evgeny Voevodin2012-12-081-3/+3
* TCG: Use gen_opc_icount from context instead of global variable.Evgeny Voevodin2012-12-081-1/+1
* TCG: Use gen_opc_pc from context instead of global variable.Evgeny Voevodin2012-12-081-2/+2
* target-openrisc: remove conflicting definitions from cpu.hAurelien Jarno2012-11-241-18/+0
* TCG: Use gen_opc_buf from context instead of global variable.Evgeny Voevodin2012-11-171-4/+5
* TCG: Use gen_opc_ptr from context instead of global variable.Evgeny Voevodin2012-11-171-5/+5
* disas: avoid using cpu_single_envBlue Swirl2012-11-101-1/+1
* cpus: Pass CPUState to [qemu_]cpu_has_work()Andreas Färber2012-10-311-1/+3
* Rename target_phys_addr_t to hwaddrAvi Kivity2012-10-232-12/+12
* Emit debug_insn for CPU_LOG_TB_OP_OPT as well.Richard Henderson2012-09-271-1/+1
* target-or32: Add linux user supportJia Liu2012-07-271-0/+12
* target-or32: Add system instructionsJia Liu2012-07-275-1/+321
* target-or32: Add timer supportJia Liu2012-07-271-0/+22
* target-or32: Add PIC supportJia Liu2012-07-271-0/+3
* target-or32: Add instruction translationJia Liu2012-07-271-0/+1734
* target-or32: Add float instruction helpersJia Liu2012-07-273-1/+335
* target-or32: Add int instruction helpersJia Liu2012-07-273-1/+85
* target-or32: Add exception supportJia Liu2012-07-275-2/+89
* target-or32: Add interrupt supportJia Liu2012-07-275-2/+134
* target-or32: Add MMU supportJia Liu2012-07-273-2/+303
* target-or32: Add target stubs and QOM cpuJia Liu2012-07-278-0/+792
OpenPOWER on IntegriCloud