summaryrefslogtreecommitdiffstats
path: root/target-mips
Commit message (Expand)AuthorAgeFilesLines
* Fix ARM conditional branch bug.pbrook2008-05-241-24/+24
* Swithc some MIPS CP0 accesses to TCG.ths2008-05-232-451/+194
* Switch MIPS movf/movt to TCG.ths2008-05-232-23/+22
* Fix build failure for MIPS64 targets on 64-bit hosts.ths2008-05-231-1/+2
* Delete dead code.ths2008-05-222-31/+0
* Switch MIPS branch handling to TCG, and clean out pointless wrapperths2008-05-222-450/+286
* Switch MIPS clo/clz and the condition tests to TCG.ths2008-05-214-74/+80
* Switch MIPS movn/movz to TCG.ths2008-05-212-16/+14
* Add file left out from previous commit.ths2008-05-181-0/+3
* Switch most MIPS logical and arithmetic instructions to TCG.ths2008-05-184-577/+436
* Fix local register cache handling.ths2008-05-181-4/+13
* fixed do_restore_state()bellard2008-05-101-5/+7
* Be more economical with local temporaries.ths2008-05-071-2/+44
* Mention missing CPU save/restore.ths2008-05-071-0/+1
* Delete redundant prototype.ths2008-05-071-2/+0
* Delete more obsolete dyngen ops.ths2008-05-071-115/+0
* Delete obsolete MIPS dyngen ops.ths2008-05-072-156/+0
* Convert some MIPS load/store instructions to TCG.ths2008-05-063-109/+175
* Enable 64-bit FPU only for NewABI. Spotted by Vince Weaver.ths2008-05-061-0/+2
* Use TCG for MIPS GPR moves.ths2008-05-064-42/+83
* Fix MIPS64 branches. Funny how this survived testing.ths2008-05-061-1/+1
* Really really revert commit r4343aurel322008-05-051-0/+4
* Really revert commit r4343aurel322008-05-051-2/+0
* Don't stop translation for mtc0 compareaurel322008-05-051-2/+0
* remove target ifdefs from vl.caurel322008-05-041-0/+22
* Simplify mips branch handling. Retire T2 from use. Use TCG for branches.ths2008-05-045-77/+55
* Fix MIPS MT GPR accesses, thanks Stefan Weil.ths2008-05-032-10/+10
* Factorize code in translate.caurel322008-04-281-0/+8
* Remove osdep.c/qemu-img code duplicationaurel322008-04-111-0/+1
* Fix infinite loop when invalidating TLB, by Herve Poussineau.ths2008-03-291-1/+1
* Make MIPS MT implementation more cache friendly.ths2008-02-125-59/+59
* use the TCG code generatorbellard2008-02-012-55/+6
* Fix typo which broke MIPS32R2 64-bit FPU support.ths2008-01-091-1/+1
* Fix broken absoluteness check for cabs.d.*.ths2008-01-081-2/+2
* Handle some more exception types.ths2008-01-041-29/+43
* Fix exception debug output.ths2008-01-031-39/+36
* MIPS COP1X (and related) instructions, by Richard Sandiford.ths2007-12-303-18/+74
* Set FCR0.F64 for MIPS64R2-generic, by Richard Sandiford.ths2007-12-281-3/+3
* De-cruft exception definitions, and implement nicer debug output.ths2007-12-262-26/+65
* Support for VR5432, and some of its special instructions. Original patchths2007-12-256-7/+405
* 5K and 20K are Release 1 CPUs.ths2007-12-251-3/+3
* Avoid host FPE for overflowing division on MIPS, by Richard Sandiford.ths2007-12-251-3/+10
* Improved PABITS handling, and config register fixes.ths2007-12-254-56/+106
* Update debug code to match new accumulator register layout.ths2007-12-241-4/+4
* Fix CCRes value for 20Kc.ths2007-12-241-1/+1
* MIPS TODO: mention unimplemented system controllers.ths2007-12-171-0/+2
* Update MIPS TODO. The mipsnet failure is caused by a kernel bug.ths2007-12-171-6/+0
* Handle cpu_model in copy_cpu(), by Kirill A. Shutemov.ths2007-12-091-0/+1
* Larger physical address space for 32-bit MIPS.ths2007-12-021-0/+3
* Micro-optimize back-to-back store-load sequences.ths2007-11-261-103/+135
OpenPOWER on IntegriCloud