summaryrefslogtreecommitdiffstats
path: root/target-mips
Commit message (Expand)AuthorAgeFilesLines
* target-mips: Use mul[us]2 in [D]MULT[U] insnsRichard Henderson2013-02-233-42/+20
* cpu: Add CPUArchState pointer to CPUStateAndreas Färber2013-02-161-0/+2
* target-mips: Move TCG initialization to MIPSCPU initfnAndreas Färber2013-02-163-2/+6
* target-mips: Introduce QOM realizefn for MIPSCPUAndreas Färber2013-02-163-2/+20
* target-mips: enable access to DSP ASE if implementedPetar Jovanovic2013-01-311-4/+2
* target-mips: Unfuse {,N}M{ADD,SUB}.fmtRichard Sandiford2013-01-311-8/+17
* target-mips: Sign-extend the result of LWRRichard Sandiford2013-01-311-0/+1
* target-mips: Fix signedness of loads in MIPS16 RESTOREsRichard Sandiford2013-01-311-1/+1
* target-mips: implement DSP (d)append sub-class with TCGAurelien Jarno2013-01-313-126/+87
* target-mips: use DSP unions for reduction add instructionsAurelien Jarno2013-01-311-16/+14
* target-mips: use DSP unions for unary DSP operatorsAurelien Jarno2013-01-311-82/+42
* target-mips: use DSP unions for binary DSP operatorsAurelien Jarno2013-01-311-268/+116
* target-mips: add unions to access DSP elementsAurelien Jarno2013-01-311-0/+22
* target-mips: generate a reserved instruction exception on CPU without DSPAurelien Jarno2013-01-311-2/+10
* target-mips: copy insn_flags in DisasContextAurelien Jarno2013-01-311-381/+381
* target-mips: fix DSP loads with rd = 0Aurelien Jarno2013-01-311-5/+0
* exec: Return CPUState from qemu_get_cpu()Andreas Färber2013-01-151-3/+8
* cpu: Move cpu_index field to CPUStateAndreas Färber2013-01-152-10/+15
* target-mips: Clean up mips_cpu_map_tc() documentationAndreas Färber2013-01-151-5/+9
* cpu: Move nr_{cores,threads} fields to CPUStateAndreas Färber2013-01-151-3/+5
* target-mips: Fix helper and tests for dot/cross-dot product instructionsPetar Jovanovic2013-01-081-1/+1
* target-mips: Replace macros by inline functionsStefan Weil2013-01-081-18/+24
* target-mips: Allow DSP access to be disabled once enabled.Eric Johnson2013-01-081-1/+1
* target-mips: Use EXCP_SC rather than a magic number陳韋任 (Wei-Ren Chen)2013-01-011-3/+2
* target-mips: Make repl_ph to sign extend to target-longJovanovic, Petar2013-01-011-1/+2
* Fix my email addressDongxue Zhang2013-01-011-1/+1
* target-mips: Remove semicolon from macro definitionStefan Weil2013-01-011-1/+1
* target-mips: Fix for helpers for EXTR_* instructionsPetar Jovanovic2013-01-011-35/+10
* target-mips: Fix incorrect reads and writes to DSPControl registerPetar Jovanovic2013-01-011-0/+8
* fpu: move public header file to include/fpuPaolo Bonzini2012-12-191-1/+1
* misc: move include files to include/qemu/Paolo Bonzini2012-12-191-1/+1
* qom: move include files to include/qom/Paolo Bonzini2012-12-191-1/+1
* exec: move include files to include/exec/Paolo Bonzini2012-12-194-11/+11
* build: kill libdis, move disassemblers to disas/Paolo Bonzini2012-12-191-1/+1
* exec: refactor cpu_restore_stateBlue Swirl2012-12-161-7/+1
* Merge branch 'master' of git.qemu-project.org:/pub/git/qemuBlue Swirl2012-12-081-9/+10
|\
| * target-mips: Fix incorrect shift for SHILO and SHILOVPetar Jovanovic2012-12-061-8/+9
| * target-mips: Fix incorrect code and test for INSVPetar Jovanovic2012-12-061-1/+1
* | TCG: Use gen_opc_instr_start from context instead of global variable.Evgeny Voevodin2012-12-081-3/+3
* | TCG: Use gen_opc_icount from context instead of global variable.Evgeny Voevodin2012-12-081-1/+1
* | TCG: Use gen_opc_pc from context instead of global variable.Evgeny Voevodin2012-12-081-2/+2
|/
* target-mips: remove POOL48A from the microMIPS decodingAurelien Jarno2012-11-241-1/+0
* target-mips: Clean up microMIPS32 major opcode陳韋任 (Wei-Ren Chen)2012-11-241-7/+17
* target-mips: Add comments on POOL32Axf encoding陳韋任 (Wei-Ren Chen)2012-11-241-0/+17
* TCG: Use gen_opc_buf from context instead of global variable.Evgeny Voevodin2012-11-171-3/+3
* TCG: Use gen_opc_ptr from context instead of global variable.Evgeny Voevodin2012-11-171-4/+5
* target-mips: fix wrong microMIPS opcode encoding陳韋任 (Wei-Ren Chen)2012-11-151-1/+1
* target-mips: Fix seg fault for LUI when MIPS_DEBUG_DISAS==1.Eric Johnson2012-11-111-7/+11
* disas: avoid using cpu_single_envBlue Swirl2012-11-101-1/+1
* target-mips: use ULL for 64 bit constantsBlue Swirl2012-11-051-2/+2
OpenPOWER on IntegriCloud