summaryrefslogtreecommitdiffstats
path: root/target-mips/translate_init.c
Commit message (Expand)AuthorAgeFilesLines
...
* Code provision for n32/n64 mips userland emulation. Not functional yet.ths2007-09-301-2/+2
* Supervisor mode implementation, by Aurelien Jarno.ths2007-09-291-3/+3
* Per-CPU instruction decoding implementation, by Aurelien Jarno.ths2007-09-241-1/+13
* Fix mips usermode emulation.ths2007-09-231-0/+3
* Partial support for 34K multithreading, not functional yet.ths2007-09-061-53/+158
* Disable 64-bit instructions on 32-bit CPU, by Aurelien Jarno.ths2007-08-261-7/+9
* Fix MIPS cache configuration, by Aurelien Jarno.ths2007-07-291-11/+19
* Handle MIPS64 SEGBITS value correctly.ths2007-06-231-0/+14
* Allow emulation of 32bit targets in the MIPS64 capable qemu version.ths2007-06-221-2/+1
* Change 20Kc PRID to a later version.ths2007-06-121-1/+3
* R5k has PX implemented.ths2007-06-091-2/+2
* Update some comments, 64bit FPU support is functional regardless ofths2007-06-011-4/+7
* Add support for 5Kc/5Kf/20Kc, based on a patch by Aurelien Jarno.ths2007-06-011-2/+50
* Allow again FPU for usermode emulation.ths2007-06-011-1/+6
* Fix CPU (re-)selection on reset.ths2007-05-301-3/+5
* MIPS TLB style selection at runtime, by Herve Poussineau.ths2007-05-131-4/+41
* Fix missing status ro mask initialization, thanks Stefan Weil.ths2007-05-111-0/+1
* MIPS 64-bit FPU support, plus some collateral bugfixes in theths2007-05-071-7/+13
* Choose number of TLBs at runtime, by Herve Poussineau.ths2007-04-171-8/+13
* Make SYNCI_Step and CCRes CPU-specific.ths2007-04-111-0/+16
* Actually enable 64bit configuration.ths2007-04-011-1/+1
* One more bit of mips CPU configuration, and support for early 4KEcths2007-03-241-1/+23
* Move mips CPU specific initialization to translate_init.c.ths2007-03-211-0/+61
* MIPS -cpu selection support, by Herve Poussineau.ths2007-03-181-0/+97
OpenPOWER on IntegriCloud