index
:
hqemu
2.5.1_overlay
2.5_overlay
2.6_overlay
master
HQEMU
Raptor Engineering, LLC
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target-mips
/
op_helper.c
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
target-mips: clear softfpu exception state for comparison instructions
Aurelien Jarno
2011-04-17
1
-16
/
+25
*
target-mips: fix c.ps.* instructions
Aurelien Jarno
2011-04-17
1
-4
/
+4
*
target-mips: don't hardcode softfloat exception bits
Aurelien Jarno
2011-04-17
1
-15
/
+20
*
target-mips: simplify FP comparisons
Aurelien Jarno
2011-04-17
1
-36
/
+36
*
softfloat: rename float*_eq() into float*_eq_quiet()
Aurelien Jarno
2011-04-17
1
-16
/
+16
*
target-mips: use new float*_unordered*() functions
Aurelien Jarno
2011-04-17
1
-98
/
+70
*
[PATCH] [MIPS] Clear softfpu exception state for round, trunc, ceil and floor
Chris Dearman
2011-02-09
1
-0
/
+16
*
softfloat: Rename float*_is_nan() functions to float*_is_quiet_nan()
Peter Maydell
2011-01-02
1
-4
/
+4
*
target-mips: fix translation of MT instructions
Nathan Froyd
2010-12-22
1
-20
/
+8
*
MIPS: fix yield handling
Blue Swirl
2010-09-18
1
-1
/
+3
*
Correctly identify multiple cpus in SMP systems
Hervé Poussineau
2010-07-31
1
-2
/
+1
*
mips: more fixes to the MIPS interrupt glue logic
Aurelien Jarno
2010-07-25
1
-12
/
+8
*
mips: Correct MIPS interrupt glue logic for icount
Edgar E. Iglesias
2010-07-24
1
-11
/
+0
*
remove unused stuff from */exec.h
Paolo Bonzini
2010-07-03
1
-1
/
+6
*
target-mips: microMIPS ASE support
Nathan Froyd
2010-06-09
1
-0
/
+136
*
target-mips: don't call cpu_loop_exit() from helper.c
Aurelien Jarno
2010-02-06
1
-2
/
+16
*
target-mips: change interrupt bits to be mips16-aware
Nathan Froyd
2009-12-13
1
-3
/
+14
*
target-mips: use physical address in lladdr
Aurelien Jarno
2009-11-30
1
-0
/
+39
*
target-mips: factorize load/store code in op_helper.c
Aurelien Jarno
2009-11-30
1
-152
/
+100
*
target-mips: make CP0_LLAddr register CPU dependent
Aurelien Jarno
2009-11-22
1
-2
/
+9
*
target-mips: rename CP0_LLAddr into lladdr
Aurelien Jarno
2009-11-22
1
-7
/
+7
*
target-mips: fix indentation
Aurelien Jarno
2009-11-14
1
-1
/
+1
*
Revert "Get rid of _t suffix"
Anthony Liguori
2009-10-01
1
-4
/
+4
*
Get rid of _t suffix
malc
2009-10-01
1
-4
/
+4
*
Add 'static' to please Sparse
Blue Swirl
2009-09-21
1
-1
/
+1
*
Update to a hopefully more future proof FSF address
Blue Swirl
2009-07-16
1
-2
/
+1
*
target-mips: variable names consistency
aurel32
2009-04-15
1
-364
/
+364
*
target-mips: implement FPU Flush-To-Zero mode
aurel32
2009-03-28
1
-0
/
+5
*
target-mips: remove dead code
aurel32
2009-03-08
1
-34
/
+0
*
target-mips: rename helpers from do_ to helper_
aurel32
2009-03-08
1
-270
/
+261
*
global s/loglevel & X/qemu_loglevel_mask(X)/ (Eduardo Habkost)
aliguori
2009-01-15
1
-3
/
+3
*
Convert references to logfile/loglevel to use qemu_log*() macros
aliguori
2009-01-15
1
-33
/
+33
*
target-mips: fix indentation
aurel32
2009-01-14
1
-11
/
+11
*
Update FSF address in GPL/LGPL boilerplate
aurel32
2009-01-04
1
-1
/
+1
*
Fix remaining compiler warnings for mips targets.
ths
2008-12-20
1
-2
/
+4
*
MIPS: remove a few warnings
aurel32
2008-12-07
1
-4
/
+4
*
TCG variable type checking.
pbrook
2008-11-17
1
-0
/
+21
*
target-mips: convert bit shuffle ops to TCG
aurel32
2008-11-11
1
-19
/
+0
*
target-mips: convert bitfield ops to TCG
aurel32
2008-11-11
1
-25
/
+1
*
target-mips: fix mft* helpers/call
aurel32
2008-11-11
1
-5
/
+5
*
Show size for unassigned accesses (Robert Reif)
blueswir1
2008-10-06
1
-1
/
+1
*
Move the active FPU registers into env again, and use more TCG registers
ths
2008-09-18
1
-261
/
+261
*
MIPS: Fix tlbwi/tlbwr
aurel32
2008-09-14
1
-3
/
+9
*
Use plain standard inline.
ths
2008-07-23
1
-7
/
+7
*
Less hardcoding of TARGET_USER_ONLY.
ths
2008-07-23
1
-93
/
+2
*
Use temporary registers for the MIPS FPU emulation.
ths
2008-07-09
1
-368
/
+612
*
Remove unnecessary helper arguments, and fix some typos.
ths
2008-06-29
1
-5
/
+5
*
Avoid unused input arguments which triggered tcg errors. Spotted by
ths
2008-06-27
1
-16
/
+18
*
More efficient target register / TC accesses.
ths
2008-06-27
1
-80
/
+188
*
Remove remaining uses of T0 in the MIPS target.
ths
2008-06-24
1
-34
/
+35
[prev]
[next]