summaryrefslogtreecommitdiffstats
path: root/target-mips/op_helper.c
Commit message (Expand)AuthorAgeFilesLines
* target-mips: don't call cpu_loop_exit() from helper.cAurelien Jarno2010-02-061-2/+16
* target-mips: change interrupt bits to be mips16-awareNathan Froyd2009-12-131-3/+14
* target-mips: use physical address in lladdrAurelien Jarno2009-11-301-0/+39
* target-mips: factorize load/store code in op_helper.cAurelien Jarno2009-11-301-152/+100
* target-mips: make CP0_LLAddr register CPU dependentAurelien Jarno2009-11-221-2/+9
* target-mips: rename CP0_LLAddr into lladdrAurelien Jarno2009-11-221-7/+7
* target-mips: fix indentationAurelien Jarno2009-11-141-1/+1
* Revert "Get rid of _t suffix"Anthony Liguori2009-10-011-4/+4
* Get rid of _t suffixmalc2009-10-011-4/+4
* Add 'static' to please SparseBlue Swirl2009-09-211-1/+1
* Update to a hopefully more future proof FSF addressBlue Swirl2009-07-161-2/+1
* target-mips: variable names consistencyaurel322009-04-151-364/+364
* target-mips: implement FPU Flush-To-Zero modeaurel322009-03-281-0/+5
* target-mips: remove dead codeaurel322009-03-081-34/+0
* target-mips: rename helpers from do_ to helper_aurel322009-03-081-270/+261
* global s/loglevel & X/qemu_loglevel_mask(X)/ (Eduardo Habkost)aliguori2009-01-151-3/+3
* Convert references to logfile/loglevel to use qemu_log*() macrosaliguori2009-01-151-33/+33
* target-mips: fix indentationaurel322009-01-141-11/+11
* Update FSF address in GPL/LGPL boilerplateaurel322009-01-041-1/+1
* Fix remaining compiler warnings for mips targets.ths2008-12-201-2/+4
* MIPS: remove a few warningsaurel322008-12-071-4/+4
* TCG variable type checking.pbrook2008-11-171-0/+21
* target-mips: convert bit shuffle ops to TCGaurel322008-11-111-19/+0
* target-mips: convert bitfield ops to TCGaurel322008-11-111-25/+1
* target-mips: fix mft* helpers/callaurel322008-11-111-5/+5
* Show size for unassigned accesses (Robert Reif)blueswir12008-10-061-1/+1
* Move the active FPU registers into env again, and use more TCG registersths2008-09-181-261/+261
* MIPS: Fix tlbwi/tlbwraurel322008-09-141-3/+9
* Use plain standard inline.ths2008-07-231-7/+7
* Less hardcoding of TARGET_USER_ONLY.ths2008-07-231-93/+2
* Use temporary registers for the MIPS FPU emulation.ths2008-07-091-368/+612
* Remove unnecessary helper arguments, and fix some typos.ths2008-06-291-5/+5
* Avoid unused input arguments which triggered tcg errors. Spotted byths2008-06-271-16/+18
* More efficient target register / TC accesses.ths2008-06-271-80/+188
* Remove remaining uses of T0 in the MIPS target.ths2008-06-241-34/+35
* Use temporaries instead of fixed registers for some instructions.ths2008-06-241-6/+6
* Pass T0/T1 explicitly to helper functions, and clean up a few dyngenths2008-06-231-549/+514
* Convert unaligned load/store to TCG.ths2008-06-201-0/+337
* Convert vr54xx multiply instructions to TCG.ths2008-06-201-3/+3
* Convert remaining MIPS FP instructions to TCG.ths2008-06-191-0/+87
* Switch the standard multiplication instructions to TCG.ths2008-06-121-10/+12
* Switch bitfield instructions and assorted special ops to TCG.ths2008-06-121-0/+123
* TCGify a few more instructions.ths2008-06-121-0/+6
* Switch remaining CP0 instructions to TCG or helper functions.ths2008-06-091-4/+788
* Fix off-by-one unwinding error.pbrook2008-05-251-6/+0
* Fix build failure for MIPS64 targets on 64-bit hosts.ths2008-05-231-1/+2
* Switch MIPS clo/clz and the condition tests to TCG.ths2008-05-211-0/+10
* Switch most MIPS logical and arithmetic instructions to TCG.ths2008-05-181-50/+12
* fixed do_restore_state()bellard2008-05-101-5/+7
* Make MIPS MT implementation more cache friendly.ths2008-02-121-20/+20
OpenPOWER on IntegriCloud