summaryrefslogtreecommitdiffstats
path: root/target-mips/machine.c
Commit message (Expand)AuthorAgeFilesLines
* target-mips: add missing MSACSR and restore fp_status and hflagsLeon Alrae2015-03-111-8/+26
* target-mips: replace cpu_save/cpu_load with VMStateDescriptionLeon Alrae2015-03-111-315/+252
* target-mips: fix broken snapshottingLeon Alrae2015-02-131-2/+4
* target-mips: update cpu_save/cpu_load to support new registersLeon Alrae2014-11-031-1/+25
* target-mips: implement UserLocal RegisterPetar Jovanovic2014-06-181-5/+11
* cputlb: Change tlb_flush() argument to CPUStateAndreas Färber2014-03-131-1/+2
* target-mips: Don't overuse CPUStateAndreas Färber2012-03-141-2/+2
* fix spelling in target sub directoryDong Xu Wang2011-12-021-1/+1
* Remove exec-all.h include directivesBlue Swirl2011-06-261-1/+1
* target-mips: rename CP0_LLAddr into lladdrAurelien Jarno2009-11-221-2/+2
* Fix a warning: uint_fast8_t is not 8 bits on OpenBSD/Sparc64Blue Swirl2009-06-131-2/+6
* Convert machine registration to use module init functionsAnthony Liguori2009-05-211-9/+0
* target-mips: optimize gen_compute_branch()aurel322009-03-291-2/+4
* A first attempt on supporting snapshots for the MIPS target.ths2008-12-201-0/+291
* Remove unnecessary trailing newlinesblueswir12008-12-131-2/+0
* Change MIPS machine default to Malta.ths2008-07-051-2/+2
* remove target ifdefs from vl.caurel322008-05-041-0/+22
OpenPOWER on IntegriCloud