summaryrefslogtreecommitdiffstats
path: root/target-mips/helper.c
Commit message (Expand)AuthorAgeFilesLines
* target-mips: Fix exceptions while UX=0James Hogan2015-11-241-0/+12
* target-mips: fix updating XContext on mmu exceptionYongbok Kim2015-10-301-3/+4
* target-mips: move the test for enabled interrupts to a separate functionLeon Alrae2015-10-291-1/+2
* typofixes - v4Veres Lajos2015-09-111-1/+1
* maint: remove unused include for signal.hDaniel P. Berrange2015-09-111-1/+0
* target-mips: Use CPU_LOG_INT for logging related to interruptsRichard Henderson2015-08-131-19/+11
* target-mips: fix offset calculation for InterruptsYongbok Kim2015-07-281-25/+21
* Merge remote-tracking branch 'remotes/lalrae/tags/mips-20141216' into stagingPeter Maydell2014-12-171-4/+13
|\
| * target-mips: remove excp_names[] from linux-user as it is unusedLeon Alrae2014-12-161-1/+1
| * target-mips: Tighten ISA level checksMaciej W. Rozycki2014-12-161-3/+12
* | qemu-log: add log category for MMU infoAntony Pavlov2014-12-161-2/+4
|/
* target-mips: add MSA exceptionsYongbok Kim2014-11-031-0/+10
* target-mips: add BadInstr and BadInstrP supportLeon Alrae2014-11-031-3/+42
* target-mips: add TLBINV supportLeon Alrae2014-11-031-1/+1
* target-mips: add new Read-Inhibit and Execute-Inhibit exceptionsLeon Alrae2014-11-031-1/+24
* target-mips: add RI and XI fields to TLB entryLeon Alrae2014-11-031-1/+10
* target-mips: distinguish between data load and instruction fetchLeon Alrae2014-11-031-11/+10
* target-mips: Use cpu_exec_interrupt qom hookRichard Henderson2014-09-251-0/+17
* target-mips: get_physical_address: Add KVM awarenessJames Hogan2014-06-181-7/+26
* target-mips: get_physical_address: Add defines for segment basesJames Hogan2014-06-181-6/+12
* target-mips: Avoid shifting left into sign bitPeter Maydell2014-03-271-4/+4
* cputlb: Change tlb_set_page() argument to CPUStateAndreas Färber2014-03-131-1/+1
* cputlb: Change tlb_flush_page() argument to CPUStateAndreas Färber2014-03-131-2/+6
* cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber2014-03-131-14/+17
* cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber2014-03-131-6/+9
* target-mips: fix get_physical_address() #if 0 build errorJames Hogan2013-08-281-1/+1
* cpu: Turn cpu_get_phys_page_debug() into a CPUClass hookAndreas Färber2013-07-231-2/+5
* log: Change log_cpu_state[_mask]() argument to CPUStateAndreas Färber2013-07-091-1/+1
* linux-user: Save the correct resume address for MIPS signal handlingKwok Cheung Yeung2013-05-201-2/+2
* cpu: Replace do_interrupt() by CPUClass::do_interrupt methodAndreas Färber2013-03-121-2/+3
* target-mips: Add ASE DSP resources access checkJia Liu2012-10-311-0/+3
* Rename target_phys_addr_t to hwaddrAvi Kivity2012-10-231-9/+9
* target-mips: Use cpu_reset() in do_interrupt()Andreas Färber2012-06-041-1/+2
* target-mips: Don't overuse CPUStateAndreas Färber2012-03-141-12/+12
* Rename cpu_reset() to cpu_state_reset()Andreas Färber2012-03-141-1/+1
* Fix spelling in comments, documentation and messagesStefan Weil2011-12-141-1/+1
* mips: Correct VInt vector generationEdgar E. Iglesias2011-09-061-3/+3
* Remove unused is_softmmu parameter from cpu_handle_mmu_faultBlue Swirl2011-08-071-3/+3
* Remove exec-all.h include directivesBlue Swirl2011-06-261-1/+0
* target-mips: Fix warning caused by unused local variableAurelien Jarno2011-05-151-8/+6
* mips: Add support for VInt and VEIC irq modesEdgar E. Iglesias2010-08-061-0/+27
* target-mips: fix xtlb exception for loongsonAurelien Jarno2010-07-171-2/+4
* target-mips: add microMIPS exception handler supportNathan Froyd2010-06-091-6/+15
* Large page TLB flushPaul Brook2010-03-171-3/+4
* Target specific usermode cleanupPaul Brook2010-03-121-1/+4
* Remove cpu_get_phys_page_debug from userspace emulationPaul Brook2010-03-121-4/+2
* target-mips: don't call cpu_loop_exit() from helper.cAurelien Jarno2010-02-061-4/+4
* target-mips: change interrupt bits to be mips16-awareNathan Froyd2009-12-131-21/+30
* target-mips: add a function to do virtual -> physical translationsAurelien Jarno2009-11-301-0/+23
* target-mips: split code raising MMU exception in a separate functionAurelien Jarno2009-11-301-46/+53
OpenPOWER on IntegriCloud