summaryrefslogtreecommitdiffstats
path: root/target-mips/cpu.h
Commit message (Expand)AuthorAgeFilesLines
* linux-user: Move cpu_clone_regs() and cpu_set_tls() into linux-userPeter Maydell2013-07-091-13/+0
* cpu: Turn cpu_unassigned_access() into a CPUState hookAndreas Färber2013-06-281-2/+3
* linux-user: Save the correct resume address for MIPS signal handlingKwok Cheung Yeung2013-05-201-0/+1
* cpu: Replace do_interrupt() by CPUClass::do_interrupt methodAndreas Färber2013-03-121-1/+0
* cpu: Move halted and interrupt_request fields to CPUStateAndreas Färber2013-03-121-2/+2
* mips-linux-user: Save and restore fpu and dsp from sigcontextRichard Henderson2013-03-051-0/+3
* target-mips: Move TCG initialization to MIPSCPU initfnAndreas Färber2013-02-161-0/+1
* target-mips: Allow DSP access to be disabled once enabled.Eric Johnson2013-01-081-1/+1
* fpu: move public header file to include/fpuPaolo Bonzini2012-12-191-1/+1
* exec: move include files to include/exec/Paolo Bonzini2012-12-191-3/+3
* Merge remote-tracking branch 'afaerber/qom-cpu' into stagingAnthony Liguori2012-11-011-5/+6
|\
| * cpus: Pass CPUState to [qemu_]cpu_has_work()Andreas Färber2012-10-311-5/+6
* | target-mips: Add ASE DSP resources access checkJia Liu2012-10-311-2/+21
|/
* Rename target_phys_addr_t to hwaddrAvi Kivity2012-10-231-6/+6
* target-mips: switch to AREG0 free modeBlue Swirl2012-09-151-8/+8
* MIPS/user: Fix reset CPU state initializationMaciej W. Rozycki2012-09-081-0/+49
* Kill off cpu_state_reset()Andreas Färber2012-06-041-0/+3
* target-mips: Let cpu_mips_init() return MIPSCPUAndreas Färber2012-06-041-2/+10
* target-mips: Remove commented-out function declarationAndreas Färber2012-05-121-1/+0
* Merge branch 'qom-cpu-rest.v1' of git://github.com/afaerber/qemu-cpuBlue Swirl2012-05-011-0/+2
|\
| * target-mips: QOM'ify CPUAndreas Färber2012-04-301-0/+2
* | target-mips: Move definition of uint_fast{8, 16}_t to osdep.hAndreas Färber2012-04-281-7/+0
|/
* Replace Qemu by QEMU in commentsStefan Weil2012-04-071-1/+1
* Rename CPUState -> CPUArchStateAndreas Färber2012-03-141-1/+1
* target-mips: Don't overuse CPUStateAndreas Färber2012-03-141-20/+20
* fix spelling in target sub directoryDong Xu Wang2011-12-021-1/+1
* mips: Support the MT TCStatus IXMT irq disable flagEdgar E. Iglesias2011-09-061-0/+4
* mips: Add MT halting and waking of VPEsEdgar E. Iglesias2011-09-061-0/+51
* Remove unused is_softmmu parameter from cpu_handle_mmu_faultBlue Swirl2011-08-071-1/+1
* exec.h cleanupBlue Swirl2011-07-301-0/+2
* Fix unassigned memory access handlingBlue Swirl2011-07-201-2/+2
* Move cpu_has_work and cpu_pc_from_tb to cpu.hBlue Swirl2011-06-261-0/+24
* Fix trivial "endianness bugs"Stefan Weil2011-04-031-1/+1
* target-mips: fix host CPU consumption when guest is idleAurelien Jarno2010-12-271-0/+8
* target-xxx: Use fprintf_function (format checking)Stefan Weil2010-10-301-1/+2
* mips: Add support for VInt and VEIC irq modesEdgar E. Iglesias2010-08-061-0/+23
* mips: more fixes to the MIPS interrupt glue logicAurelien Jarno2010-07-251-0/+3
* mips: Correct MIPS interrupt glue logic for icountEdgar E. Iglesias2010-07-241-3/+0
* remove exec-all.h inclusion from cpu.hPaolo Bonzini2010-07-031-1/+0
* move cpu_pc_from_tb to target-*/exec.hPaolo Bonzini2010-07-031-7/+0
* target-mips: add microMIPS exception handler supportNathan Froyd2010-06-091-0/+1
* Target specific usermode cleanupPaul Brook2010-03-121-1/+10
* target-mips: don't call cpu_loop_exit() from helper.cAurelien Jarno2010-02-061-2/+2
* target-mips: add new HFLAGs for JALX and 16/32-bit delay slotsNathan Froyd2009-12-131-19/+28
* target-mips: add a function to do virtual -> physical translationsAurelien Jarno2009-11-301-0/+2
* target-mips: fix physical address type in MMU functionsAurelien Jarno2009-11-221-4/+4
* target-mips: make CP0_LLAddr register CPU dependentAurelien Jarno2009-11-221-0/+2
* target-mips: rename CP0_LLAddr into lladdrAurelien Jarno2009-11-221-1/+1
* mips: fix cpu_reset memory leakBlue Swirl2009-11-141-2/+3
* Revert "Get rid of _t suffix"Anthony Liguori2009-10-011-8/+9
OpenPOWER on IntegriCloud