summaryrefslogtreecommitdiffstats
path: root/target-i386/helper.c
Commit message (Expand)AuthorAgeFilesLines
* TCG variable type checking.pbrook2008-11-171-0/+1
* x86: fix warning without CONFIG_KVM (Mark McLoughlin)aliguori2008-11-131-2/+2
* Fix CPUID ext2 features masking (Avi Kivity)aliguori2008-11-131-1/+1
* x86 CPUID extended family/model (Andre Przywara).balrog2008-11-101-2/+7
* Add KVM support to QEMUaliguori2008-11-051-0/+73
* Split CPUID from op_helperaliguori2008-11-051-0/+166
* Fix cpuid ext_features value for Atom N270 (Blue Swirl).balrog2008-10-281-1/+1
* target-i386: Add Core Duo Definitionaurel322008-10-141-1/+20
* My core2duo patch introduced a vague statement of "missing features" in pbrook2008-09-291-7/+10
* Rename -cpu atom to -cpu n270.balrog2008-09-281-1/+1
* Add Atom (x86) cpu identification.balrog2008-09-251-3/+24
* Core 2 Duo specification (Alexander Graf).balrog2008-09-251-0/+18
* Clean up vendor identification (Alexander Graf).balrog2008-09-251-6/+6
* Use qemu_free() on env instead of free.balrog2008-09-251-1/+1
* i386: Catch all non-present ptes in cpu_get_phys_page_debug (Jan Kiszka)aliguori2008-08-181-0/+2
* Fix task register type after reset (Avi Kivity)aliguori2008-07-231-1/+1
* Fix constant truncation, spotted by Jindrich Makovicka.ths2008-07-031-3/+3
* added model_id and vendor cpu model options (initial patch by Dan Kenigsberg)...bellard2008-06-201-11/+29
* Fix i386 segment descriptor types on reset (Avi Kivity)bellard2008-06-061-9/+15
* reworked SVM interrupt handling logic - fixed vmrun EIP saved value - reworke...bellard2008-06-041-1/+1
* moved halted field to CPU_COMMONbellard2008-05-281-2/+2
* SVM reworkbellard2008-05-281-5/+4
* consistent naming for i386 TCG helper filebellard2008-05-281-5193/+1011
* Fix off-by-one unwinding error.pbrook2008-05-251-5/+0
* cmpxchg8b fix - added cmpxchg16bbellard2008-05-221-2/+24
* fxsave/fxrstor 64 bit fixbellard2008-05-221-2/+20
* convert eflags manipulation insns to TCGbellard2008-05-211-0/+14
* converted LSL/LAR/VERW/VERR to TCG - force 16 bit memory access for LSL/LARbellard2008-05-211-12/+12
* converted INTO/CMPXCHG8B to TCGbellard2008-05-211-0/+9
* converted MUL/IMUL to TCGbellard2008-05-211-24/+0
* BSR/BSF TCG conversionbellard2008-05-171-0/+31
* moved eflags computation outside op.cbellard2008-05-171-0/+79
* converted condition code supprot to TCG - converted shift ops to TCGbellard2008-05-171-0/+19
* converted more helpers to TCG - fixed some SVM issuesbellard2008-05-151-130/+179
* converted more helpers to TCGbellard2008-05-121-75/+351
* converted x87 FPU ops to TCGbellard2008-05-121-21/+425
* converted SSE/MMX ops to TCGbellard2008-05-121-0/+29
* char is only for stringsbellard2008-05-121-3/+3
* Use correct types to enable > 2G support, based on a patch fromaurel322008-04-271-1/+15
* x86: Introduce CPU_INTERRUPT_NMIaurel322008-04-131-0/+2
* Remove unused phys_ram_base definition from target-i386/helper.c.aurel322008-04-111-1/+0
* x86-64: recompute DF after eflags has been modified when emulating SYSCALLaurel322008-03-281-0/+1
* Fix some functions declared () rather than (void) (Ian Jackson)blueswir12008-03-091-1/+1
* NMI and INTR events injection should not be handled as software interrupts (B...balrog2008-02-031-2/+2
* Make SVM env->cr[8] a valid register (patch from TeLeMan).balrog2008-02-031-1/+5
* use the TCG code generatorbellard2008-02-011-4/+4
* SVM enabled processor should provide cpuid Fn8000_000A (Bernhard Kauer).balrog2007-12-241-0/+6
* Make SVM IOIO intercept check all needed bits, by Bernhard Kauer.balrog2007-12-091-1/+2
* Add rdpmc SVM intercept, by Bernhard Kauer.balrog2007-12-091-0/+12
* Add statics and missing #includes for prototypes.pbrook2007-11-181-2/+2
OpenPOWER on IntegriCloud