summaryrefslogtreecommitdiffstats
path: root/target-i386/cpu.c
Commit message (Expand)AuthorAgeFilesLines
* target-i386: fix confusion in xcr0 bit position vs. maskPaolo Bonzini2019-11-291-11/+18
* cpu: Clean up includesPeter Maydell2019-11-291-4/+1
* target-i386: Implement FSGSBASERichard Henderson2019-11-291-2/+5
* target-i386: Enable CR4/XCR0 features for user-modeRichard Henderson2019-11-291-2/+22
* target-i386: Enable control registers for MPXRichard Henderson2019-11-291-11/+6
* target-i386: Implement XSAVEOPTRichard Henderson2019-11-291-2/+4
* target-i386: Add XSAVE extensionRichard Henderson2019-11-291-16/+23
* qom: Swap 'name' next to visitor in ObjectPropertyAccessorEric Blake2019-11-291-34/+33
* qapi: Swap visit_* arguments for consistent 'name' placementEric Blake2019-11-291-15/+15
* qom: Use typedef for VisitorEric Blake2019-11-291-2/+2
* target-i386: Add PKU and and OSPKE supportHuaitong Han2019-11-291-1/+22
* target-i386: Add support to migrate vcpu's TSC rateHaozhong Zhang2019-11-291-1/+1
* target-i386: Rename optimize_flags_init()Eduardo Habkost2019-11-291-1/+1
* exec.c: Allow target CPUs to define multiple AddressSpacesPeter Maydell2019-11-291-0/+1
* exec.c: Don't set cpu->as until cpu_address_space_initPeter Maydell2019-11-291-2/+4
* kvm: x86: add support for KVM_CAP_SPLIT_IRQCHIPPaolo Bonzini2019-11-291-1/+1
* target-i386/kvm: Hyper-V SynIC timers MSR's supportAndrey Smetanin2019-11-291-0/+1
* target-i386/kvm: Hyper-V SynIC MSR's supportAndrey Smetanin2019-11-291-0/+1
* target-i386: Disable rdtscp on Opteron_G* CPU modelsEduardo Habkost2015-11-171-4/+8
* target-i386: Add clflushopt/clwb/pcommit to TCG_7_0_EBX_FEATURESXiao Guangrong2015-11-061-1/+3
* target-i386: Enable clflushopt/clwb/pcommit instructionsXiao Guangrong2015-11-051-2/+2
* target-i386: Remove POPCNT from qemu64 and qemu32 CPU modelsEduardo Habkost2015-11-051-2/+2
* target-i386: Remove ABM from qemu64 CPU modelEduardo Habkost2015-11-051-2/+1
* target-i386: Remove SSE4a from qemu64 CPU modelEduardo Habkost2015-11-051-1/+1
* osdep: Rename qemu_{get, set}_version() to qemu_{, set_}hw_version()Eduardo Habkost2015-11-041-1/+1
* target-i386: Enable "check" mode by defaultEduardo Habkost2015-10-271-1/+1
* target-i386: Use 1UL for bit shiftEduardo Habkost2015-10-231-1/+1
* target-i386: Add DE to TCG_FEATURESEduardo Habkost2015-10-231-1/+1
* target-i386: Disable cache info passthrough by defaultEduardo Habkost2015-10-231-3/+1
* kvm: Allow the Hyper-V vendor ID to be specifiedAlex Williamson2015-10-191-0/+1
* target-i386/kvm: Hyper-V HV_X64_MSR_VP_RUNTIME supportAndrey Smetanin2015-10-121-0/+1
* target-i386/kvm: set Hyper-V features cpuid bit HV_X64_MSR_VP_INDEX_AVAILABLEAndrey Smetanin2015-10-121-0/+1
* target-i386/kvm: Hyper-V HV_X64_MSR_RESET supportAndrey Smetanin2015-10-121-0/+1
* qdev: Protect device-list-properties against broken devicesMarkus Armbruster2015-10-091-0/+8
* cpu/apic: drop icc bus/bridgeChen Fan2015-10-021-8/+1
* apic: move APIC's MMIO region mapping into APICChen Fan2015-10-021-0/+15
* target-i386: add ABM to Haswell* and Broadwell* CPU modelsPaolo Bonzini2015-10-021-4/+4
* target-i386: Convert kvm_default_*features to property/value pairsEduardo Habkost2015-10-021-37/+50
* i386: partial revert of interrupt poll fixPavel Dovgalyuk2015-09-251-8/+2
* utils: rename strtosz to use qemu prefixMarc-André Lureau2015-09-251-2/+2
* i386/kvm: Hyper-v crash msrs set/get'ers and migrationAndrey Smetanin2015-09-161-0/+1
* target-i386: Remove x86_cpu_compat_set_features()Eduardo Habkost2015-08-131-26/+0
* target-i386: emulate CPUID level of real hardwareRadim Krčmář2015-07-151-19/+18
* target-i386: Don't strdup() alias property nameEduardo Habkost2015-07-151-1/+1
* cpu: Change cpu_exec_init() arg to cpu, not envPeter Crosthwaite2015-07-091-1/+1
* cpu: Add Error argument to cpu_exec_init()Bharata B Rao2015-07-091-1/+1
* i386: Introduce ARAT CPU featureJan Kiszka2015-07-071-1/+32
* qerror: Move #include out of qerror.hMarkus Armbruster2015-06-221-0/+1
* qerror: Clean up QERR_ macros to expand into a single stringMarkus Armbruster2015-06-221-10/+9
* target-i386: use memory API to implement SMRAMPaolo Bonzini2015-06-051-2/+31
OpenPOWER on IntegriCloud