summaryrefslogtreecommitdiffstats
path: root/target-cris/translate_v10.c
Commit message (Expand)AuthorAgeFilesLines
* target-cris: Move TCG initialization to CRISCPU initfnAndreas Färber2013-02-161-4/+1
* target-cris: Switch to AREG0 free modeAurelien Jarno2012-09-151-46/+49
* target-cris: Avoid AREG0 for helpersAurelien Jarno2012-09-151-2/+2
* cris: Add break support for v10.Edgar E. Iglesias2012-06-141-0/+1
* target-cris: Don't overuse CPUStateAndreas Färber2012-03-141-13/+13
* cris: Handle conditional stores on CRISv10Stefan Sandstrom2011-12-121-6/+66
* cris: Handle opcode zeroEdgar E. Iglesias2011-06-281-3/+0
* Fix typo in comment (truely -> truly)Stefan Weil2011-05-081-1/+1
* cris: Allow more TB chaining for crisv10Edgar E. Iglesias2011-01-101-4/+6
* cris: avoid a write only variableBlue Swirl2010-10-131-3/+2
* Replace assert(0) with abort() or cpu_abort()Blue Swirl2010-03-181-7/+9
* Update to a hopefully more future proof FSF addressBlue Swirl2010-03-071-2/+1
* cris: Mask interrupts on dslots for CRISv10.Edgar E. Iglesias2010-02-201-0/+4
* crisv10: Prettify.Edgar E. Iglesias2010-02-151-95/+91
* cris: Add support for CRISv10 translation.Edgar E. Iglesias2010-02-151-0/+1243
OpenPOWER on IntegriCloud