summaryrefslogtreecommitdiffstats
path: root/target-arm
Commit message (Expand)AuthorAgeFilesLines
* target-arm: Implement a minimal set of cp14 debug registersPeter Maydell2011-03-071-0/+28
* target-arm: Use TCG temporary leak debugging facilitiesPeter Maydell2011-03-071-0/+7
* target-arm: Remove ad-hoc leak checking codePeter Maydell2011-03-071-360/+338
* target-arm: Implement cp15 VA->PA translationAdam Lackorzynski2011-03-063-3/+50
* target-arm: Set carry flag correctly for Thumb2 ORNSPeter Maydell2011-03-061-2/+1
* target-arm: Handle VMOV between two core and VFP single regsPeter Maydell2011-03-061-5/+5
* target-arm: Don't decode old cp15 WFI instructions on v7 coresPeter Maydell2011-03-061-5/+30
* target-arm: fix support for VRSQRTE.Christophe Lyon2011-02-241-10/+113
* target-arm: fix support for VRECPE.Christophe Lyon2011-02-241-12/+71
* target-arm: Introduce float64_256 and float64_512 constants.Christophe Lyon2011-02-241-0/+5
* target-arm: Fix shift by immediate and narrow where src, dest overlapPeter Maydell2011-02-211-40/+44
* target-arm: Refactor to pull narrowing decode into separate functionPeter Maydell2011-02-211-26/+19
* target-arm: Fix unsigned VQRSHL by large shift countsPeter Maydell2011-02-201-3/+34
* target-arm: Fix signed VQRSHL by large shift countsPeter Maydell2011-02-201-3/+31
* target-arm: fix decoding of Neon 64 bit shifts.Christophe Lyon2011-02-201-15/+30
* target-arm: fix Neon VQSHRN and VSHRN.Christophe Lyon2011-02-201-2/+2
* target-arm: Fix saturated values for Neon right shiftsPeter Maydell2011-02-201-1/+4
* target-arm: fix unsigned 64 bit right shifts.Christophe Lyon2011-02-201-1/+1
* target-arm: Fix unsigned VRSHL.s8 and .s16 right shifts by type widthChristophe Lyon2011-02-201-1/+1
* target-arm: Fix signed VRSHL by large shift countsPeter Maydell2011-02-201-14/+3
* target-arm: Fix rounding constant addition for Neon shiftsChristophe Lyon2011-02-201-12/+127
* target-arm: Move Neon VZIP to helper functionsPeter Maydell2011-02-203-73/+133
* target-arm: Move Neon VUZP to helper functionsPeter Maydell2011-02-203-75/+137
* target-arm: Correct conversion of Thumb Neon dp encodings into ARMJuha Riihimäki2011-02-201-1/+1
* target-arm: Fix Neon VQDMLSL instructionPeter Maydell2011-02-201-8/+14
* target-arm: Refactor handling of VQDMULLPeter Maydell2011-02-201-10/+6
* target-arm: Implement VMULL.P8Peter Maydell2011-02-203-2/+35
* arm: drop unused irq-related part of CPUARMStateDmitry Eremin-Solenikov2011-02-111-4/+0
* target-arm: Remove stray #include from middle of neon_helper.cPeter Maydell2011-02-101-1/+0
* target-arm: Use standard FPSCR for Neon half-precision operationsPeter Maydell2011-02-103-12/+32
* target-arm: Silence NaNs resulting from half-precision conversionsPeter Maydell2011-02-101-2/+10
* softfloat: Add float16 type and float16 NaN handling functionsPeter Maydell2011-02-101-2/+2
* target-arm: implement vsli.64, vsri.64Christophe Lyon2011-02-091-1/+13
* target-arm: fix VSHLL Neon instruction.Christophe Lyon2011-02-091-3/+15
* target-arm: Fix 32 bit signed saturating narrowPeter Maydell2011-02-091-1/+1
* target-arm: Fix VQMOVUN Neon instruction.Juha Riihimäki2011-02-093-6/+88
* target-arm: Fix decoding of Thumb preload and hint spacePeter Maydell2011-02-041-22/+48
* target-arm: Fix decoding of preload and memory hint spacePeter Maydell2011-02-041-3/+25
* target-arm: Clean up handling of MPIDRPeter Maydell2011-02-041-5/+21
* target-arm: Add CPU feature flag for v7MPPeter Maydell2011-02-042-1/+8
* Set the right overflow bit for neon 32 and 64 bit saturating add/sub.Christophe Lyon2011-02-044-63/+105
* target-arm: Fix Neon vsra instructions.Christophe Lyon2011-02-041-2/+2
* target-arm: Fix Neon VQ(R)DMULH.S16 instructionsJuha Riihimäki2011-01-291-1/+2
* target-arm: Fix loading of scalar value for Neon multiply-by-scalarPeter Maydell2011-01-261-6/+6
* target-arm: Fix garbage collection of temporaries in Neon emulation.Christophe Lyon2011-01-261-5/+13
* Support saturation with shift=0.Christophe Lyon2011-01-261-16/+12
* target-arm: Log instruction start in TCG codePeter Maydell2011-01-181-0/+4
* target-arm: Restore IT bits when resuming after an exceptionPeter Maydell2011-01-141-0/+36
* target-arm: Refactor translation of exception generating instructionsPeter Maydell2011-01-141-28/+15
* target-arm: Remove redundant setting of IT bits before Thumb SWIPeter Maydell2011-01-141-1/+0
OpenPOWER on IntegriCloud