index
:
hqemu
2.5.1_overlay
2.5_overlay
2.6_overlay
master
HQEMU
Raptor Engineering, LLC
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target-arm
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
target-arm: add MVBAR support
Fabian Aggeler
2014-12-11
2
-6
/
+10
*
target-arm: add SDER definition
Greg Bellows
2014-12-11
2
-0
/
+9
*
target-arm: add NSACR register
Fabian Aggeler
2014-12-11
2
-0
/
+5
*
target-arm: implement IRQ/FIQ routing to Monitor mode
Fabian Aggeler
2014-12-11
1
-0
/
+9
*
target-arm: move AArch32 SCR into security reglist
Fabian Aggeler
2014-12-11
1
-6
/
+13
*
target-arm: insert AArch32 cpregs twice into hashtable
Fabian Aggeler
2014-12-11
1
-17
/
+81
*
target-arm: add secure state bit to CPREG hash
Peter Maydell
2014-12-11
4
-16
/
+36
*
target-arm: add CPREG secure state support
Fabian Aggeler
2014-12-11
1
-2
/
+34
*
target-arm: add non-secure Translation Block flag
Sergey Fedorov
2014-12-11
3
-0
/
+29
*
target-arm: add banked register accessors
Fabian Aggeler
2014-12-11
1
-0
/
+27
*
target-arm: add async excp target_el function
Greg Bellows
2014-12-11
1
-19
/
+97
*
target-arm: extend async excp masking
Greg Bellows
2014-12-11
1
-14
/
+52
*
Pass semihosting exit code back to system.
Liviu Ionescu
2014-12-11
1
-2
/
+9
*
target-arm: handle address translations that start at level 3
Peter Maydell
2014-11-17
1
-9
/
+11
*
target-arm: Correct condition for taking VIRQ and VFIQ
Peter Maydell
2014-11-04
1
-2
/
+2
*
target-arm: Separate out M profile cpu_exec_interrupt handling
Peter Maydell
2014-11-04
2
-24
/
+41
*
target-arm/translate.c: Don't pass CPUARMState * to disas_arm_insn()
Peter Maydell
2014-11-04
1
-6
/
+5
*
target-arm/translate.c: Don't pass CPUARMState around in the decoder
Peter Maydell
2014-11-04
1
-44
/
+50
*
target-arm/translate.c: Don't use IS_M()
Peter Maydell
2014-11-04
1
-8
/
+11
*
target-arm/translate.c: Use arm_dc_feature() rather than arm_feature()
Peter Maydell
2014-11-04
1
-60
/
+80
*
target-arm/translate.c: Use arm_dc_feature() in ENABLE_ARCH_ macros
Peter Maydell
2014-11-04
1
-8
/
+8
*
target-arm: A64: remove redundant store
Alex Bennée
2014-11-02
1
-1
/
+0
*
target-arm: A32: Emulate the SMC instruction
Fabian Aggeler
2014-10-24
2
-2
/
+12
*
target-arm: make arm_current_el() return EL3
Fabian Aggeler
2014-10-24
1
-9
/
+20
*
target-arm: rename arm_current_pl to arm_current_el
Greg Bellows
2014-10-24
8
-47
/
+50
*
target-arm: reject switching to monitor mode
Sergey Fedorov
2014-10-24
1
-0
/
+2
*
target-arm: add arm_is_secure() function
Fabian Aggeler
2014-10-24
1
-0
/
+47
*
target-arm: increase arrays of registers R13 & R14
Fabian Aggeler
2014-10-24
2
-4
/
+4
*
target-arm: correctly UNDEF writes to FPINST/FPINST2 from EL0
Peter Maydell
2014-10-24
1
-0
/
+3
*
target-arm: Report a valid L1Ip field in CTR_EL0 for CPU type "any"
Peter Maydell
2014-10-24
1
-1
/
+1
*
target-arm: Correct sense of the DCZID DZP bit
Peter Maydell
2014-10-24
2
-3
/
+3
*
target-arm: add emulation of PSCI calls for system emulation
Rob Herring
2014-10-24
9
-3
/
+301
*
target-arm: Add support for A32 and T32 HVC and SMC insns
Peter Maydell
2014-10-24
3
-11
/
+104
*
target-arm: Handle SMC/HVC undef-if-no-ELx in pre_* helpers
Peter Maydell
2014-10-24
2
-9
/
+12
*
target-arm: add missing PSCI constants needed for PSCI emulation
Ard Biesheuvel
2014-10-24
1
-0
/
+40
*
target-arm: do not set do_interrupt handlers for ARM and AArch64 user modes
Rob Herring
2014-10-24
4
-6
/
+6
*
target-arm: add powered off cpu state
Rob Herring
2014-10-24
3
-3
/
+12
*
gdbstub: Allow target CPUs to specify watchpoint STOP_BEFORE_ACCESS flag
Peter Maydell
2014-10-06
1
-0
/
+1
*
target-arm: Add support for VIRQ and VFIQ
Edgar E. Iglesias
2014-09-29
5
-14
/
+76
*
target-arm: Add IRQ and FIQ routing to EL2 and 3
Edgar E. Iglesias
2014-09-29
2
-0
/
+27
*
target-arm: A64: Emulate the SMC insn
Edgar E. Iglesias
2014-09-29
7
-0
/
+51
*
target-arm: Add a Hypervisor Trap exception type
Edgar E. Iglesias
2014-09-29
4
-0
/
+4
*
target-arm: A64: Emulate the HVC insn
Edgar E. Iglesias
2014-09-29
7
-10
/
+81
*
target-arm: A64: Correct updates to FAR and ESR on exceptions
Edgar E. Iglesias
2014-09-29
1
-4
/
+3
*
target-arm: Don't take interrupts targeting lower ELs
Edgar E. Iglesias
2014-09-29
1
-0
/
+7
*
target-arm: Break out exception masking to a separate func
Edgar E. Iglesias
2014-09-29
2
-5
/
+17
*
target-arm: A64: Refactor aarch64_cpu_do_interrupt
Edgar E. Iglesias
2014-09-29
3
-11
/
+33
*
target-arm: Add SCR_EL3
Edgar E. Iglesias
2014-09-29
2
-3
/
+51
*
target-arm: Add HCR_EL2
Edgar E. Iglesias
2014-09-29
2
-0
/
+70
*
target-arm: Don't handle c15_cpar changes via tb_flush()
Peter Maydell
2014-09-29
6
-30
/
+44
[prev]
[next]