summaryrefslogtreecommitdiffstats
path: root/target-arm
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'master' of git://git.qemu.org/qemu into qom-cpuAndreas Färber2012-12-2310-24/+24
|\
| * fpu: move public header file to include/fpuPaolo Bonzini2012-12-191-1/+1
| * softmmu: move include files to include/sysemu/Paolo Bonzini2012-12-192-2/+2
| * misc: move include files to include/qemu/Paolo Bonzini2012-12-192-3/+3
| * qom: move include files to include/qom/Paolo Bonzini2012-12-191-1/+1
| * exec: move include files to include/exec/Paolo Bonzini2012-12-198-16/+16
| * build: kill libdis, move disassemblers to disas/Paolo Bonzini2012-12-191-1/+1
* | cpu: Introduce CPUListState structAndreas Färber2012-12-191-7/+2
|/
* exec: refactor cpu_restore_stateBlue Swirl2012-12-161-7/+1
* TCG: Use gen_opc_instr_start from context instead of global variable.Evgeny Voevodin2012-12-081-3/+3
* TCG: Use gen_opc_icount from context instead of global variable.Evgeny Voevodin2012-12-081-1/+1
* TCG: Use gen_opc_pc from context instead of global variable.Evgeny Voevodin2012-12-081-2/+2
* TCG: Use gen_opc_buf from context instead of global variable.Evgeny Voevodin2012-11-171-3/+3
* TCG: Use gen_opc_ptr from context instead of global variable.Evgeny Voevodin2012-11-171-4/+4
* disas: avoid using cpu_single_envBlue Swirl2012-11-101-1/+1
* cpus: Pass CPUState to [qemu_]cpu_has_work()Andreas Färber2012-10-311-1/+3
* target-arm: rename helper flagsAurelien Jarno2012-10-281-8/+8
* target-arm: Remove out of date FIXME regarding saturating arithmeticPeter Maydell2012-10-241-2/+0
* target-arm: Implement abs_i32 inline rather than as a helperPeter Maydell2012-10-243-8/+9
* target-arm: Use TCG operation for Neon 64 bit negationPeter Maydell2012-10-243-8/+3
* arm-semi.c: Handle get/put_user() failure accessing argumentsPeter Maydell2012-10-241-61/+106
* Rename target_phys_addr_t to hwaddrAvi Kivity2012-10-231-14/+14
* target-arm/neon_helper: Remove obsolete FIXME commentPeter Maydell2012-10-191-1/+0
* target-arm/translate: Fix RRX operandsPeter Crosthwaite2012-10-171-1/+1
* target-arm: Drop unused DECODE_CPREG_CRN macroPeter Maydell2012-10-051-2/+0
* target-arm: use deposit instead of hardcoded versionAurelien Jarno2012-10-051-14/+6
* target-arm: mark a few integer helpers const and pureAurelien Jarno2012-10-051-9/+10
* target-arm: convert sar, shl and shr helpers to TCGAurelien Jarno2012-10-053-33/+43
* target-arm: convert add_cc and sub_cc helpers to TCGAurelien Jarno2012-10-053-40/+48
* target-arm: use globals for CC flagsAurelien Jarno2012-10-051-81/+46
* target-arm: Reinstate display of VFP registers in cpu_dump_statePeter Maydell2012-10-051-26/+16
* Emit debug_insn for CPU_LOG_TB_OP_OPT as well.Richard Henderson2012-09-271-1/+1
* target-arm: final conversion to AREG0 free modeBlue Swirl2012-09-155-20/+15
* target-arm: convert remaining helpersBlue Swirl2012-09-153-125/+125
* target-arm: convert void helpersBlue Swirl2012-09-153-18/+18
* target-arm: Fix potential buffer overflowStefan Weil2012-09-101-2/+2
* arm-semi: don't leak 1KB user string lock buffer upon TARGET_SYS_OPENJim Meyering2012-08-221-6/+7
* target-arm: Fix typos in commentsPeter Maydell2012-08-106-24/+24
* arm: translate: comment typo - s/middel/middle/Peter A. G. Crosthwaite2012-08-101-1/+1
* target-arm: Add support for long format translation table walksPeter Maydell2012-07-121-0/+182
* target-arm: Implement TTBCR changes for LPAEPeter Maydell2012-07-121-1/+14
* target-arm: Implement long-descriptor PAR formatPeter Maydell2012-07-121-10/+69
* target-arm: Use target_phys_addr_t in get_phys_addr()Peter Maydell2012-07-121-14/+15
* target-arm: Add 64 bit PAR, TTBR0, TTBR1 for LPAEPeter Maydell2012-07-123-3/+87
* target-arm: Add 64 bit variants of DBGDRAR and DBGDSAR for LPAEPeter Maydell2012-07-121-0/+5
* target-arm: Add AMAIR0, AMAIR1 LPAE cp15 registersPeter Maydell2012-07-121-0/+16
* target-arm: Extend feature flags to 64 bitsPeter Maydell2012-07-123-6/+6
* target-arm: Implement privileged-execute-never (PXN)Peter Maydell2012-07-123-12/+26
* ARM: Make target_phys_addr_t 64 bits and physaddrs 40 bitsPeter Maydell2012-07-121-1/+1
* target-arm: Fix TCG temp handling in 64 bit cp writesPeter Maydell2012-07-121-0/+2
OpenPOWER on IntegriCloud