summaryrefslogtreecommitdiffstats
path: root/target-arm
Commit message (Expand)AuthorAgeFilesLines
* target-arm: Add missing 'static' attributeStefan Weil2014-03-271-1/+1
* target-arm: Fix A64 Neon MLSPeter Maydell2014-03-241-1/+1
* target-arm: A64: Add saturating accumulate ops (USQADD/SUQADD)Alex Bennée2014-03-183-10/+284
* target-arm: A64: Add saturating int ops (SQNEG/SQABS)Alex Bennée2014-03-183-12/+75
* target-arm: A64: Add [UF]RSQRTE (reciprocal root estimate)Alex Bennée2014-03-174-37/+140
* target-arm: A64: Implement FCVTXNPeter Maydell2014-03-173-1/+43
* target-arm: A64: Implement scalar saturating narrow opsAlex Bennée2014-03-171-7/+28
* target-arm: A64: Move handle_2misc_narrow functionAlex Bennée2014-03-171-90/+90
* target-arm: A64: Implement AdvSIMD reciprocal estimate insns URECPE, FRECPEAlex Bennée2014-03-174-42/+195
* target-arm: A64: Implement FCVTZS, FCVTZU in the shift-imm categoriesPeter Maydell2014-03-171-2/+78
* target-arm: A64: Handle saturating left shifts SQSHL, SQSHLU, UQSHLPeter Maydell2014-03-171-0/+132
* target-arm: A64: Implement FRINT*Peter Maydell2014-03-171-3/+42
* target-arm: A64: Implement SRIPeter Maydell2014-03-171-8/+49
* target-arm: A64: Add FRECPX (reciprocal exponent)Alex Bennée2014-03-173-1/+130
* target-arm: A64: List unsupported shift-imm opcodesPeter Maydell2014-03-171-2/+11
* target-arm: A64: Implement FCVTLPeter Maydell2014-03-171-0/+47
* target-arm: A64: Implement FCVTNPeter Maydell2014-03-171-1/+23
* target-arm: A64: Implement FCVT[NMAPZ][SU] SIMD instructionsPeter Maydell2014-03-171-19/+169
* target-arm: A64: Implement SHLL, SHLL2Peter Maydell2014-03-171-1/+31
* target-arm: A64: Implement SADDLP, UADDLP, SADALP, UADALPPeter Maydell2014-03-173-1/+139
* target-arm: A64: Saturating and narrowing shift opsAlex Bennée2014-03-171-3/+178
* target-arm: A64: Add remaining CLS/Z vector opsAlex Bennée2014-03-173-1/+41
* target-arm: A64: Add FSQRT to C3.6.17 (two misc)Alex Bennée2014-03-171-1/+12
* target-arm: A64: Add last AdvSIMD Integer to FP opsAlex Bennée2014-03-171-9/+123
* target-arm: A64: Fix bug in add_sub_ext handling of rnAlex Bennée2014-03-171-2/+1
* target-arm: A64: Implement PMULL instructionPeter Maydell2014-03-175-2/+78
* target-arm: Add ARM_CP_IO notation to PMCR reginfoPeter Maydell2014-03-171-0/+1
* misc: Fix typos in commentsStefan Weil2014-03-151-1/+1
* cputlb: Change tlb_set_page() argument to CPUStateAndreas Färber2014-03-131-1/+1
* cputlb: Change tlb_flush() argument to CPUStateAndreas Färber2014-03-132-11/+30
* cputlb: Change tlb_flush_page() argument to CPUStateAndreas Färber2014-03-131-4/+10
* exec: Change cpu_abort() argument to CPUStateAndreas Färber2014-03-132-11/+26
* translate-all: Change cpu_restore_state() argument to CPUStateAndreas Färber2014-03-131-1/+1
* cpu-exec: Change cpu_loop_exit() argument to CPUStateAndreas Färber2014-03-131-4/+4
* exec: Change tlb_fill() argument to CPUStateAndreas Färber2014-03-131-5/+7
* cpu: Move breakpoints field from CPU_COMMON to CPUStateAndreas Färber2014-03-133-5/+5
* cpu: Move opaque field from CPU_COMMON to CPUStateAndreas Färber2014-03-131-4/+5
* cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber2014-03-132-20/+25
* cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber2014-03-134-9/+16
* cpu: Factor out cpu_generic_init()Andreas Färber2014-03-131-13/+1
* cpu: Turn cpu_has_work() into a CPUClass hookAndreas Färber2014-03-132-6/+7
* target-arm: Clean up ENV_GET_CPU() usageAndreas Färber2014-03-131-5/+7
* target-arm: Implement WFE as a yield operationPeter Maydell2014-03-104-0/+18
* target-arm: Fix intptr_t vs tcg_target_longRichard Henderson2014-03-101-1/+1
* target-arm: Implements the ARM PMCCNTR registerAlistair Francis2014-03-102-4/+89
* target-arm: Fix incorrect setting of E bit in CPSRPeter Maydell2014-03-101-1/+1
* target-arm: Add support for AArch32 ARMv8 CRC32 instructionsWill Newton2014-02-265-0/+100
* target-arm: Add utility function for checking AA32/64 state of an ELPeter Maydell2014-02-261-0/+16
* target-arm: Implement AArch64 view of CPACRPeter Maydell2014-02-262-2/+3
* target-arm: A64: Implement MSR (immediate) instructionsPeter Maydell2014-02-263-1/+51
OpenPOWER on IntegriCloud