summaryrefslogtreecommitdiffstats
path: root/target-arm/exec.h
Commit message (Collapse)AuthorAgeFilesLines
* ARM TCG conversion 13/16.pbrook2008-03-311-8/+0
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4150 c046a42c-6fe2-441c-8c8c-71466251a162
* ARM TCG conversion 12/16.pbrook2008-03-311-7/+0
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4149 c046a42c-6fe2-441c-8c8c-71466251a162
* ARM TCG conversion 10/16.pbrook2008-03-311-25/+0
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4147 c046a42c-6fe2-441c-8c8c-71466251a162
* ARM TCG conversion 9/16.pbrook2008-03-311-2/+0
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@4146 c046a42c-6fe2-441c-8c8c-71466251a162
* ARMv7 support.pbrook2007-11-111-3/+16
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3572 c046a42c-6fe2-441c-8c8c-71466251a162
* Replace is_user variable with mmu_idx in softmmu core,j_mayer2007-10-141-1/+1
| | | | | | | | | | | | | | allowing support of more than 2 mmu access modes. Add backward compatibility is_user variable in targets code when needed. Implement per target cpu_mmu_index function, avoiding duplicated code and #ifdef TARGET_xxx in softmmu core functions. Implement per target mmu modes definitions. As an example, add PowerPC hypervisor mode definition and Alpha executive and kernel modes definitions. Optimize PowerPC case, precomputing mmu_idx when MSR register changes and using the same definition in code translation code. git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3384 c046a42c-6fe2-441c-8c8c-71466251a162
* find -type f | xargs sed -i 's/[\t ]$//g' # on most filesths2007-09-161-1/+1
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3173 c046a42c-6fe2-441c-8c8c-71466251a162
* Clean up of some target specifics in exec.c/cpu-exec.c.ths2007-06-031-0/+14
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2936 c046a42c-6fe2-441c-8c8c-71466251a162
* Implement iwMMXt instruction set for the PXA270 cpu.balrog2007-04-301-0/+2
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2752 c046a42c-6fe2-441c-8c8c-71466251a162
* Core features of ARM XScale processors. Main PXA270 and PXA255 peripherals.balrog2007-04-301-0/+2
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2749 c046a42c-6fe2-441c-8c8c-71466251a162
* SPARC host fixes, by Ben Taylor.ths2007-03-191-7/+1
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2503 c046a42c-6fe2-441c-8c8c-71466251a162
* Sparc arm/mips/sparc register patch, by Martin Bochnig.ths2007-02-021-0/+7
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2377 c046a42c-6fe2-441c-8c8c-71466251a162
* ARM system emulation (Paul Brook)bellard2005-11-261-10/+7
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@1661 c046a42c-6fe2-441c-8c8c-71466251a162
* moved common softmmu code to common header (Paul Brook)bellard2005-10-301-0/+1
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@1580 c046a42c-6fe2-441c-8c8c-71466251a162
* ARM VFP support (Paul Brook)bellard2005-02-221-4/+28
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@1309 c046a42c-6fe2-441c-8c8c-71466251a162
* initial user mmu supportbellard2005-02-071-0/+3
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@1270 c046a42c-6fe2-441c-8c8c-71466251a162
* armv5te support (Paul Brook)bellard2005-01-311-1/+3
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@1258 c046a42c-6fe2-441c-8c8c-71466251a162
* correct handling of saved host registersbellard2004-10-121-0/+8
| | | | git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@1122 c046a42c-6fe2-441c-8c8c-71466251a162
* new directory structurebellard2003-09-301-0/+40
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@385 c046a42c-6fe2-441c-8c8c-71466251a162
OpenPOWER on IntegriCloud