summaryrefslogtreecommitdiffstats
path: root/target-arm/cpu64.c
Commit message (Expand)AuthorAgeFilesLines
* target-arm: Adjust debug ID registers per-CPUPeter Maydell2014-08-191-0/+1
* target-arm: VFPv4 implies half-precision extensionPeter Maydell2014-06-091-2/+0
* target-arm: Clean up handling of ARMv8 optional feature bitsPeter Maydell2014-06-091-0/+10
* target-arm: Remove unnecessary setting of feature bitsPeter Maydell2014-06-091-2/+0
* target-arm/cpu64.c: Actually register Cortex-A57 impdef registersPeter Maydell2014-06-091-0/+1
* target-arm: Dump 32-bit CPU state if 64 bit CPU is in AArch32Peter Maydell2014-04-171-1/+0
* target-arm: Handle the CPU being in AArch32 mode in the AArch64 set_pcPeter Maydell2014-04-171-4/+8
* target-arm: Implement CBAR for Cortex-A57Peter Maydell2014-04-171-0/+1
* target-arm: Implement Cortex-A57 implementation-defined system registersPeter Maydell2014-04-171-0/+55
* target-arm: Remove THUMB2EE feature from AArch64 'any' CPUPeter Maydell2014-04-171-1/+0
* target-arm: Add Cortex-A57 processorPeter Maydell2014-04-171-0/+43
* target-arm: Implement AArch64 EL1 exception handlingRob Herring2014-04-171-0/+1
* target-arm: A64: Implement DC ZVAPeter Maydell2014-04-171-0/+1
* target-arm: A64: Make cache ID registers visible to AArch64Peter Maydell2014-02-261-0/+1
* target-arm: Switch ARMCPUInfo arrays to use terminator entriesPeter Maydell2014-01-141-9/+6
* target-arm: fix build with gcc 4.8.2Michael S. Tsirkin2014-01-081-0/+6
* target-arm: A64: add set_pc cpu methodAlexander Graf2013-12-171-0/+11
* target-arm: Add AArch64 gdbstub supportAlexander Graf2013-09-101-0/+4
* target-arm: Add AArch64 translation stubAlexander Graf2013-09-101-0/+3
* target-arm: Add new AArch64CPUInfo base class and subclassesPeter Maydell2013-09-101-0/+111
OpenPOWER on IntegriCloud