summaryrefslogtreecommitdiffstats
path: root/target-arm/cpu.h
Commit message (Expand)AuthorAgeFilesLines
* cpus: Pass CPUState to [qemu_]cpu_has_work()Andreas Färber2012-10-311-1/+3
* target-arm: Drop unused DECODE_CPREG_CRN macroPeter Maydell2012-10-051-2/+0
* target-arm: final conversion to AREG0 free modeBlue Swirl2012-09-151-4/+6
* target-arm: Fix typos in commentsPeter Maydell2012-08-101-1/+1
* target-arm: Add 64 bit PAR, TTBR0, TTBR1 for LPAEPeter Maydell2012-07-121-2/+5
* target-arm: Extend feature flags to 64 bitsPeter Maydell2012-07-121-3/+3
* target-arm: Implement privileged-execute-never (PXN)Peter Maydell2012-07-121-0/+2
* ARM: Make target_phys_addr_t 64 bits and physaddrs 40 bitsPeter Maydell2012-07-121-1/+1
* target-arm: Remove ARM_CPUID_* macrosPeter Maydell2012-06-201-27/+0
* target-arm: Remove c0_cachetype CPUARMState fieldPeter Maydell2012-06-201-2/+1
* target-arm: Convert MPIDRPeter Maydell2012-06-201-0/+1
* target-arm: Convert cp15 cache ID registersPeter Maydell2012-06-201-2/+0
* target-arm: Convert cp15 crn=0 crm={1,2} feature registersPeter Maydell2012-06-201-2/+0
* target-arm: convert cp15 crn=7 registersPeter Maydell2012-06-201-0/+3
* target-arm: Convert cp15 crn=15 registersPeter Maydell2012-06-201-0/+1
* target-arm: Remove old cpu_arm_set_cp_io infrastructurePeter Maydell2012-06-201-10/+0
* target-arm: initial coprocessor register frameworkPeter Maydell2012-06-201-0/+201
* target-arm/cpu.h: Make cpu_init("nonexistent cpu") return NULLPeter Maydell2012-05-101-1/+9
* target-arm: Change cpu_arm_init() return type to ARMCPUAndreas Färber2012-04-271-3/+4
* target-arm: Move feature bit settings to CPU init fnsPeter Maydell2012-04-211-3/+3
* target-arm: remind to keep arm features in sync with linux-user/elfload.cBenoit Canet2012-04-211-0/+4
* Userspace ARM BE8 supportPaul Brook2012-04-061-2/+30
* ARM: Permit any ARMv6K CPU to read the MVFR0 and MVFR1 VFP registers.Andrew Towers2012-03-301-0/+1
* target-arm: Minimalistic CPU QOM'ificationAndreas Färber2012-03-291-0/+1
* target-arm: Drop cpu_arm_close()Andreas Färber2012-03-291-1/+0
* Rename CPUState -> CPUArchStateAndreas Färber2012-03-141-1/+1
* target-arm: Don't overuse CPUStateAndreas Färber2012-03-141-5/+5
* Add Cortex-A15 CPU definitionPeter Maydell2012-01-251-0/+1
* Add dummy implementation of generic timer cp15 registersPeter Maydell2012-01-251-0/+1
* arm: Add dummy support for co-processor 15's secure config registerRob Herring2012-01-131-1/+2
* arm: add dummy A9-specific cp15 registersMark Langsdorf2012-01-051-1/+5
* target-arm: Implement VFPv4 fused multiply-accumulate insnsPeter Maydell2011-10-191-0/+1
* target-arm: Add ARM UDIV/SDIV supportPeter Maydell2011-10-191-0/+1
* target-arm: Rename ARM_FEATURE_DIV to _THUMB_DIVPeter Maydell2011-10-191-1/+1
* Merge remote-tracking branch 'pm-arm/for-upstream' into pmEdgar E. Iglesias2011-08-091-0/+2
|\
| * target-arm: Mark 1136r1 as a v6K corePeter Maydell2011-07-261-0/+1
| * target-arm: support for ARM1176JZF-s coresJamie Iles2011-07-261-0/+1
* | Remove unused is_softmmu parameter from cpu_handle_mmu_faultBlue Swirl2011-08-071-1/+1
|/
* Merge branch 'for-upstream' of git://git.linaro.org/people/pmaydell/qemu-armBlue Swirl2011-07-201-1/+7
|\
| * target-arm: Minimal implementation of performance countersPeter Maydell2011-06-221-1/+7
* | arm: Add const attribute to some arm_boot_info pointersStefan Weil2011-07-041-1/+1
* | Move cpu_has_work and cpu_pc_from_tb to cpu.hBlue Swirl2011-06-261-0/+13
|/
* target-arm: Privatize CPU_INTERRUPT_FIQ.Richard Henderson2011-05-081-0/+4
* Implement basic part of SA-1110/SA-1100Dmitry Eremin-Solenikov2011-04-201-0/+3
* arm: basic support for ARMv4/ARMv4T emulationDmitry Eremin-Solenikov2011-04-101-1/+3
* target-arm: Implement cp15 VA->PA translationAdam Lackorzynski2011-03-061-1/+2
* arm: drop unused irq-related part of CPUARMStateDmitry Eremin-Solenikov2011-02-111-4/+0
* target-arm: Add CPU feature flag for v7MPPeter Maydell2011-02-041-1/+2
* target-arm: Set privileged bit in TB flags correctly for M profilePeter Maydell2011-01-141-1/+7
* target-arm: Add symbolic constants for bitfields in TB flagsPeter Maydell2011-01-141-6/+39
OpenPOWER on IntegriCloud