summaryrefslogtreecommitdiffstats
path: root/target-arm/cpu.c
Commit message (Expand)AuthorAgeFilesLines
* arm: cortex-a9: Fix cache-line size and associativityPeter Crosthwaite2014-08-191-2/+2
* target-arm: Adjust debug ID registers per-CPUPeter Maydell2014-08-191-0/+3
* target-arm: Make far_el1 an arrayEdgar E. Iglesias2014-08-041-1/+1
* target-arm: Introduce per-CPU field for PSCI versionPranavkumar Sawargaonkar2014-06-191-0/+1
* target-arm: VFPv4 implies half-precision extensionPeter Maydell2014-06-091-2/+1
* target-arm: Clean up handling of ARMv8 optional feature bitsPeter Maydell2014-06-091-4/+4
* target-arm: Remove unnecessary setting of feature bitsPeter Maydell2014-06-091-2/+0
* target-arm: arm_any_initfn() should never set ARM_FEATURE_AARCH64Peter Maydell2014-06-091-3/+0
* target-arm: add support for v8 VMULL.P64 instructionPeter Maydell2014-06-091-0/+1
* target-arm: add support for v8 SHA1 and SHA256 instructionsArd Biesheuvel2014-06-091-0/+2
* target-arm: Fix segfault on startup when KVM enabledChristoffer Dall2014-05-271-1/+1
* kvm: reset state from the CPU's reset methodPaolo Bonzini2014-05-131-0/+7
* target-arm: Make Cortex-A15 CBAR read-onlyPeter Maydell2014-04-171-1/+1
* target-arm: Implement CBAR for Cortex-A57Peter Maydell2014-04-171-2/+6
* target-arm: Implement RVBAR registerPeter Maydell2014-04-171-0/+9
* target-arm: Implement ARMv8 MVFR registersPeter Maydell2014-04-171-0/+1
* target-arm: Implement AArch64 views of fault status and data registersRob Herring2014-04-171-1/+1
* target-arm: A64: Correctly fault FP/Neon if CPACR.FPEN setPeter Maydell2014-04-171-0/+7
* target-arm: Split out private-to-target functions into internals.hPeter Maydell2014-04-171-0/+1
* cputlb: Change tlb_flush() argument to CPUStateAndreas Färber2014-03-131-1/+1
* cpu: Move breakpoints field from CPU_COMMON to CPUStateAndreas Färber2014-03-131-1/+1
* cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber2014-03-131-1/+3
* cpu: Turn cpu_has_work() into a CPUClass hookAndreas Färber2014-03-131-0/+7
* target-arm: Add support for AArch32 ARMv8 CRC32 instructionsWill Newton2014-02-261-0/+1
* target-arm: Store AIF bits in env->pstate for AArch32Peter Maydell2014-02-261-4/+4
* target-arm: Implement AArch64 cache invalidate/clean opsPeter Maydell2014-02-261-2/+2
* target-arm: A64: Make cache ID registers visible to AArch64Peter Maydell2014-02-261-0/+2
* target-arm: Fix raw read and write functions on AArch64 registersPeter Maydell2014-02-261-1/+1
* target-arm: Drop success/fail return from cpreg read and write functionsPeter Maydell2014-02-201-4/+2
* target-arm: Define names for SCTLR bitsPeter Maydell2014-02-201-1/+1
* ARM: Convert MIDR to a propertyAlistair Francis2014-01-311-0/+1
* Merge remote branch 'luiz/queue/qmp' into qmpqEdgar E. Iglesias2014-01-141-5/+2
|\
| * hw: Remove assert_no_error usagesPeter Crosthwaite2014-01-061-5/+2
* | target-arm: Switch ARMCPUInfo arrays to use terminator entriesPeter Maydell2014-01-141-3/+6
|/
* target-arm: Clean up handling of AArch64 PSTATEPeter Maydell2013-12-171-0/+6
* ARM: arm_cpu_reset: make it possible to use high vectors for reset_excAntony Pavlov2013-12-171-0/+5
* ARM: cpu: add "reset_hivecs" propertyAntony Pavlov2013-12-171-0/+13
* target-arm/cpu: Convert reset CBAR to a propertyPeter Crosthwaite2013-12-171-0/+17
* target-arm: Define and use ARM_FEATURE_CBARPeter Crosthwaite2013-12-171-9/+3
* target-arm: add support for v8 AES instructionsArd Biesheuvel2013-12-171-0/+1
* target-arm: Don't hardcode KVM target CPU to be A15Peter Maydell2013-12-101-0/+2
* target-arm: Allow secondary KVM CPUs to be booted via PSCIPeter Maydell2013-12-101-0/+7
* target-arm: Add ARMCPU field for Linux device-tree 'compatible' stringPeter Maydell2013-12-101-0/+50
* target-arm: Prepare translation for AArch64 codeAlexander Graf2013-09-101-0/+8
* target-arm: Disable 32 bit CPUs in 64 bit linux-user buildsPeter Maydell2013-09-101-2/+7
* target-arm: fix ARMv7M stack alignment on resetSebastian Ottlik2013-09-101-1/+1
* target-arm: Make '-cpu any' available in linux-user mode onlyPeter Maydell2013-09-101-0/+4
* aio / timers: Switch entire codebase to the new timer APIAlex Bligh2013-08-221-2/+2
* target-arm: Implement the generic timerPeter Maydell2013-08-201-0/+7
* target-arm: Make IRQ and FIQ gpio lines on the CPU objectPeter Maydell2013-08-201-0/+60
OpenPOWER on IntegriCloud